{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,10,30]],"date-time":"2024-10-30T15:55:31Z","timestamp":1730303731159,"version":"3.28.0"},"reference-count":21,"publisher":"IEEE","license":[{"start":{"date-parts":[[2019,4,1]],"date-time":"2019-04-01T00:00:00Z","timestamp":1554076800000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"},{"start":{"date-parts":[[2019,4,1]],"date-time":"2019-04-01T00:00:00Z","timestamp":1554076800000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2019,4,1]],"date-time":"2019-04-01T00:00:00Z","timestamp":1554076800000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2019,4]]},"DOI":"10.1109\/vts.2019.8758602","type":"proceedings-article","created":{"date-parts":[[2019,7,11]],"date-time":"2019-07-11T23:56:14Z","timestamp":1562889374000},"page":"1-6","source":"Crossref","is-referenced-by-count":7,"title":["A Secure and Low-overhead Active IC Metering Scheme"],"prefix":"10.1109","author":[{"given":"Aijiao","family":"Cui","sequence":"first","affiliation":[]},{"given":"Yan","family":"Yang","sequence":"additional","affiliation":[]},{"given":"Gang","family":"Qu","sequence":"additional","affiliation":[]},{"given":"Huawei","family":"Li","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"doi-asserted-by":"publisher","key":"ref10","DOI":"10.1109\/ICCAD.2007.4397343"},{"doi-asserted-by":"publisher","key":"ref11","DOI":"10.1109\/MC.2010.284"},{"doi-asserted-by":"publisher","key":"ref12","DOI":"10.1109\/ASPDAC.2018.8297406"},{"key":"ref13","first-page":"837","article-title":"Robust techniques for watermarking sequential circuit designs","author":"oliveira","year":"1999","journal-title":"Proc 36th Annu ACM\/IEEE Design Autom Conf (DAC)"},{"doi-asserted-by":"publisher","key":"ref14","DOI":"10.1109\/TCAD.2010.2098131"},{"key":"ref15","doi-asserted-by":"crossref","first-page":"1200","DOI":"10.1109\/TVLSI.2005.859470","article-title":"Extracting secret keys from integrated circuits","volume":"13","author":"lim","year":"2005","journal-title":"IEEE Trans Very Large Scale Integr (VLSI) Syst"},{"doi-asserted-by":"publisher","key":"ref16","DOI":"10.7873\/DATE.2014.082"},{"key":"ref17","doi-asserted-by":"crossref","first-page":"126","DOI":"10.1109\/TC.2007.70784","article-title":"Sequential circuit design for embedded cryptographic applications resilient to adversarial faults","volume":"57","author":"sunar","year":"2008","journal-title":"IEEE Transactions on Computers"},{"doi-asserted-by":"publisher","key":"ref18","DOI":"10.1145\/2897937.2897992"},{"key":"ref19","first-page":"1","article-title":"Security-aware FSM design flow for identifying and mitigating vulnerabilities to fault attacks","author":"nahiyan","year":"2018","journal-title":"IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems"},{"doi-asserted-by":"publisher","key":"ref4","DOI":"10.1109\/ICCAD.2011.6105421"},{"doi-asserted-by":"publisher","key":"ref3","DOI":"10.1007\/3-540-45496-9_7"},{"doi-asserted-by":"publisher","key":"ref6","DOI":"10.1109\/TIFS.2015.2455338"},{"key":"ref5","first-page":"291","article-title":"Active Hardware Metering for Intellectual Property Protection and Security","author":"alkabani","year":"2007","journal-title":"Proc 16th USENIX Security Symposium"},{"doi-asserted-by":"publisher","key":"ref8","DOI":"10.1145\/1403375.1403631"},{"key":"ref7","first-page":"76","article-title":"IC activation and user authentication for security-sensitive systems","author":"huang","year":"2008","journal-title":"Proc IEEE Int Workshop on Hardware-Oriented Security and Trust (HOST)"},{"doi-asserted-by":"publisher","key":"ref2","DOI":"10.1007\/978-1-4419-8080-9_5"},{"doi-asserted-by":"publisher","key":"ref1","DOI":"10.1145\/378239.378568"},{"doi-asserted-by":"publisher","key":"ref9","DOI":"10.1109\/ATS.2017.20"},{"year":"2017","journal-title":"RSA Overview","key":"ref20"},{"year":"2014","journal-title":"AES Overview","key":"ref21"}],"event":{"name":"2019 IEEE 37th VLSI Test Symposium (VTS)","start":{"date-parts":[[2019,4,23]]},"location":"Monterey, CA, USA","end":{"date-parts":[[2019,4,25]]}},"container-title":["2019 IEEE 37th VLSI Test Symposium (VTS)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/8753115\/8758605\/08758602.pdf?arnumber=8758602","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2022,7,18]],"date-time":"2022-07-18T14:52:56Z","timestamp":1658155976000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/8758602\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2019,4]]},"references-count":21,"URL":"https:\/\/doi.org\/10.1109\/vts.2019.8758602","relation":{},"subject":[],"published":{"date-parts":[[2019,4]]}}}