{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,9,7]],"date-time":"2024-09-07T11:11:20Z","timestamp":1725707480228},"reference-count":15,"publisher":"IEEE","license":[{"start":{"date-parts":[[2019,4,1]],"date-time":"2019-04-01T00:00:00Z","timestamp":1554076800000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"},{"start":{"date-parts":[[2019,4,1]],"date-time":"2019-04-01T00:00:00Z","timestamp":1554076800000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2019,4,1]],"date-time":"2019-04-01T00:00:00Z","timestamp":1554076800000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2019,4]]},"DOI":"10.1109\/vts.2019.8758630","type":"proceedings-article","created":{"date-parts":[[2019,7,11]],"date-time":"2019-07-11T23:56:14Z","timestamp":1562889374000},"page":"1-6","source":"Crossref","is-referenced-by-count":9,"title":["Automatic Test Pattern Generation for timing verification and delay testing of RSFQ circuits"],"prefix":"10.1109","author":[{"given":"Fangzhou","family":"Wang","sequence":"first","affiliation":[]},{"given":"Sandeep","family":"Gupta","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"ref10","article-title":"Optimization of passive transmission lines to minimize reflections between rsfq logic cells","author":"schindler","year":"0","journal-title":"IEEE Trans Appl Supercond"},{"key":"ref11","doi-asserted-by":"crossref","first-page":"14","DOI":"10.1109\/ISCA.2002.1003558","article-title":"The optimal logic depth per pipeline stage is 6 to 8 fo4 inverter delays","author":"hrishikesh","year":"2002","journal-title":"Computer Architecture 2002 Proceedings 29th Annual International Symposium on"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1147\/rd.104.0278"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/TC.1981.1675757"},{"key":"ref14","article-title":"Sport lab sfq logic circuit benchmark suite","author":"katam","year":"2017","journal-title":"University of Southern California"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1109\/TASC.2018.2793203"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/77.783986"},{"key":"ref3","article-title":"Parameter variations and synchronization of rsfq circuits","author":"gaj","year":"1995","journal-title":"Institute of Physics Conf Series"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1063\/1.4948618"},{"journal-title":"HYPRES Niobium integrated circuit fabrication","year":"0","key":"ref5"},{"key":"ref8","article-title":"Timing verification for rapid single-flux-quantum (rsfq) logic: New paradigm, models, and methods","author":"wang","year":"0","journal-title":"Unpublished qualifying exam proposal"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.23919\/DATE.2018.8342061"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/77.80745"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1063\/1.1651991"},{"journal-title":"Generic parameterized cell library for logic synthesis with de-biased rsfq logic","year":"2018","author":"coenrad fourie","key":"ref9"}],"event":{"name":"2019 IEEE 37th VLSI Test Symposium (VTS)","start":{"date-parts":[[2019,4,23]]},"location":"Monterey, CA, USA","end":{"date-parts":[[2019,4,25]]}},"container-title":["2019 IEEE 37th VLSI Test Symposium (VTS)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/8753115\/8758605\/08758630.pdf?arnumber=8758630","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2022,7,18]],"date-time":"2022-07-18T14:52:56Z","timestamp":1658155976000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/8758630\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2019,4]]},"references-count":15,"URL":"https:\/\/doi.org\/10.1109\/vts.2019.8758630","relation":{},"subject":[],"published":{"date-parts":[[2019,4]]}}}