{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,10,30]],"date-time":"2024-10-30T15:55:36Z","timestamp":1730303736576,"version":"3.28.0"},"reference-count":23,"publisher":"IEEE","license":[{"start":{"date-parts":[[2019,4,1]],"date-time":"2019-04-01T00:00:00Z","timestamp":1554076800000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"},{"start":{"date-parts":[[2019,4,1]],"date-time":"2019-04-01T00:00:00Z","timestamp":1554076800000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2019,4,1]],"date-time":"2019-04-01T00:00:00Z","timestamp":1554076800000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2019,4]]},"DOI":"10.1109\/vts.2019.8758639","type":"proceedings-article","created":{"date-parts":[[2019,7,11]],"date-time":"2019-07-11T23:56:14Z","timestamp":1562889374000},"page":"1-6","source":"Crossref","is-referenced-by-count":4,"title":["Black-Box Test-Coverage Analysis and Test-Cost Reduction Based on a Bayesian Network Model"],"prefix":"10.1109","author":[{"given":"Renjian","family":"Pan","sequence":"first","affiliation":[]},{"given":"Zhaobo","family":"Zhang","sequence":"additional","affiliation":[]},{"given":"Xin","family":"Li","sequence":"additional","affiliation":[]},{"given":"Krishnendu","family":"Chakrabarty","sequence":"additional","affiliation":[]},{"given":"Xinli","family":"Gu","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"doi-asserted-by":"publisher","key":"ref10","DOI":"10.7873\/DATE.2015.0690"},{"doi-asserted-by":"publisher","key":"ref11","DOI":"10.1109\/VTS.2016.7477263"},{"key":"ref12","first-page":"50","article-title":"Test cost reduction methodology for InFO wafer-level chip-scale package","volume":"34","author":"wang","year":"2017","journal-title":"IEEE Design & Test"},{"doi-asserted-by":"publisher","key":"ref13","DOI":"10.1109\/TEST.2013.6651891"},{"key":"ref14","first-page":"1","article-title":"Fine-grained adaptive testing based on qualify prediction","author":"liu","year":"2018","journal-title":"ITC"},{"doi-asserted-by":"publisher","key":"ref15","DOI":"10.1109\/TCAD.2015.2419227"},{"doi-asserted-by":"publisher","key":"ref16","DOI":"10.1016\/S0020-0190(99)00031-9"},{"year":"2009","author":"koller","journal-title":"Probabilistic Graphical Models Principles and Techniques","key":"ref17"},{"doi-asserted-by":"publisher","key":"ref18","DOI":"10.1201\/b17065"},{"doi-asserted-by":"publisher","key":"ref19","DOI":"10.1214\/aos\/1176344136"},{"doi-asserted-by":"publisher","key":"ref4","DOI":"10.1109\/VLSI-DAT.2018.8373238"},{"year":"2004","author":"bushnell","journal-title":"Essentials of Electronic Testing for Digital Memory and Mixed-Signal VLSI Circuits","key":"ref3"},{"key":"ref6","first-page":"234","article-title":"Test cost minimization through adaptive test development","author":"chen","year":"2008","journal-title":"ICCD"},{"doi-asserted-by":"publisher","key":"ref5","DOI":"10.1109\/ERECT.2015.7498991"},{"key":"ref8","doi-asserted-by":"crossref","first-page":"723","DOI":"10.1109\/TCAD.2012.2234827","article-title":"Board-level functional fault diagnosis using artificial neural networks, support-vector machines, and weighted-majority voting","volume":"32","author":"ye","year":"2013","journal-title":"IEEE Trans on CAD"},{"doi-asserted-by":"publisher","key":"ref7","DOI":"10.1109\/VTS.2012.6231075"},{"year":"2015","journal-title":"Semiconductor Industry Association","article-title":"International technology roadmap for semiconductors","key":"ref2"},{"doi-asserted-by":"publisher","key":"ref1","DOI":"10.1109\/MSPEC.2015.7065415"},{"key":"ref9","first-page":"621","article-title":"A one-pass test-selection method for maximizing test coverage","author":"xue","year":"2015","journal-title":"ICCD"},{"doi-asserted-by":"publisher","key":"ref20","DOI":"10.1007\/BF00994016"},{"key":"ref22","doi-asserted-by":"crossref","DOI":"10.1201\/9780429246593","author":"efron","year":"1994","journal-title":"An Introduction to the Bootstrap"},{"key":"ref21","first-page":"196","article-title":"Data analysis with Bayesian networks: A bootstrap approach","author":"friedman","year":"1999","journal-title":"UAI"},{"doi-asserted-by":"publisher","key":"ref23","DOI":"10.1016\/j.artmed.2012.12.006"}],"event":{"name":"2019 IEEE 37th VLSI Test Symposium (VTS)","start":{"date-parts":[[2019,4,23]]},"location":"Monterey, CA, USA","end":{"date-parts":[[2019,4,25]]}},"container-title":["2019 IEEE 37th VLSI Test Symposium (VTS)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/8753115\/8758605\/08758639.pdf?arnumber=8758639","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2022,7,18]],"date-time":"2022-07-18T14:52:56Z","timestamp":1658155976000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/8758639\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2019,4]]},"references-count":23,"URL":"https:\/\/doi.org\/10.1109\/vts.2019.8758639","relation":{},"subject":[],"published":{"date-parts":[[2019,4]]}}}