{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,9,6]],"date-time":"2024-09-06T07:33:32Z","timestamp":1725608012191},"reference-count":23,"publisher":"IEEE","license":[{"start":{"date-parts":[[2019,4,1]],"date-time":"2019-04-01T00:00:00Z","timestamp":1554076800000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"},{"start":{"date-parts":[[2019,4,1]],"date-time":"2019-04-01T00:00:00Z","timestamp":1554076800000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2019,4,1]],"date-time":"2019-04-01T00:00:00Z","timestamp":1554076800000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2019,4]]},"DOI":"10.1109\/vts.2019.8758651","type":"proceedings-article","created":{"date-parts":[[2019,7,11]],"date-time":"2019-07-11T23:56:14Z","timestamp":1562889374000},"page":"1-6","source":"Crossref","is-referenced-by-count":1,"title":["Path Delay Test of the Carnegie Mellon Logic Characterization Vehicle"],"prefix":"10.1109","author":[{"given":"Ben","family":"Niewenhuis","sequence":"first","affiliation":[]},{"given":"Balaji","family":"Ravikumar","sequence":"additional","affiliation":[]},{"given":"Zeye","family":"Liu","sequence":"additional","affiliation":[]},{"given":"R. D. Shawn","family":"Blanton","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/T-C.1973.223651"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/TEST.2015.7342379"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/TEST.2016.7805849"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/TEST.2017.8242041"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/ICCD.1997.628897"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1109\/MDT.1987.295104"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1109\/ASMC.2016.7491104"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1109\/TEST.2012.6401565"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1109\/43.511566"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.1987.1270315"},{"key":"ref4","article-title":"Test Chip Design for Optimal Cell-Aware Diagnosis","author":"mittal","year":"2016","journal-title":"IEEE International Test Conference"},{"key":"ref3","first-page":"109","article-title":"Achieving 100% cell-aware coverage by design","author":"liu","year":"2016","journal-title":"Design Automation and Test in Europe Conference"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/TEST.2014.7035276"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/ETS.2017.7968231"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/TEST.1990.114114"},{"key":"ref7","first-page":"342","article-title":"Model for Delay Faults Based upon Paths","author":"smith","year":"1985","journal-title":"IEEE International Test Conference"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/VTS.2015.7116303"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/TEST.2014.7035345"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/54.124519"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1109\/TEST.1995.529827"},{"key":"ref22","doi-asserted-by":"publisher","DOI":"10.1002\/j.1538-7305.1949.tb03624.x"},{"key":"ref21","first-page":"72","author":"boole","year":"1854","journal-title":"An Investigation of the Laws of Thought On which are Founded the Mathematical Theories of Logic and Probabilities Walton and Maberly"},{"key":"ref23","doi-asserted-by":"publisher","DOI":"10.1109\/TEST.1999.805857"}],"event":{"name":"2019 IEEE 37th VLSI Test Symposium (VTS)","start":{"date-parts":[[2019,4,23]]},"location":"Monterey, CA, USA","end":{"date-parts":[[2019,4,25]]}},"container-title":["2019 IEEE 37th VLSI Test Symposium (VTS)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/8753115\/8758605\/08758651.pdf?arnumber=8758651","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2022,7,18]],"date-time":"2022-07-18T14:52:56Z","timestamp":1658155976000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/8758651\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2019,4]]},"references-count":23,"URL":"https:\/\/doi.org\/10.1109\/vts.2019.8758651","relation":{},"subject":[],"published":{"date-parts":[[2019,4]]}}}