{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,10,30]],"date-time":"2024-10-30T15:55:41Z","timestamp":1730303741015,"version":"3.28.0"},"reference-count":17,"publisher":"IEEE","license":[{"start":{"date-parts":[[2019,4,1]],"date-time":"2019-04-01T00:00:00Z","timestamp":1554076800000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"},{"start":{"date-parts":[[2019,4,1]],"date-time":"2019-04-01T00:00:00Z","timestamp":1554076800000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2019,4,1]],"date-time":"2019-04-01T00:00:00Z","timestamp":1554076800000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2019,4]]},"DOI":"10.1109\/vts.2019.8758652","type":"proceedings-article","created":{"date-parts":[[2019,7,11]],"date-time":"2019-07-11T19:56:14Z","timestamp":1562874974000},"page":"1-6","source":"Crossref","is-referenced-by-count":0,"title":["Cache Design for Yield-per-Area Maximization: Switchable Spare Columns with Disabling (SSC-Disable)"],"prefix":"10.1109","author":[{"given":"Soowang","family":"Park","sequence":"first","affiliation":[]},{"given":"Sandeep K.","family":"Gupta","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/VTEST.2004.1299258"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/TCSII.2012.2231013"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1016\/j.micpro.2008.03.012"},{"key":"ref13","first-page":"11","article-title":"Novel fault-tolerant techniques for high capacity RAMs","author":"hsu","year":"2001","journal-title":"Proceedings 2001 Pacific Rim International Symposium on Dependable Computing"},{"journal-title":"CMOS VLSI Design A Circuits and Systems Perspective","year":"2010","author":"weste","key":"ref14"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1515\/aot-2015-0036"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2013.6522314"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1109\/ICECS.2008.4674921"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2007.897148"},{"key":"ref3","first-page":"461","article-title":"Energy-efficient cache design using variable-strength error-correcting codes","author":"alameldeen","year":"2011","journal-title":"2011 38th Annual International Symposium on Computer Architecture (ISCA) ISCA"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/DATE.2012.6176686"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2007.892153"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/ISCA.2008.22"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.1978.1051122"},{"key":"ref2","first-page":"34","article-title":"Efficient built-in redundancy analysis for embedded memories with 2-D redundancy","volume":"14","author":"lu","year":"0","journal-title":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/TEST.2016.7805874"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/4.62132"}],"event":{"name":"2019 IEEE 37th VLSI Test Symposium (VTS)","start":{"date-parts":[[2019,4,23]]},"location":"Monterey, CA, USA","end":{"date-parts":[[2019,4,25]]}},"container-title":["2019 IEEE 37th VLSI Test Symposium (VTS)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/8753115\/8758605\/08758652.pdf?arnumber=8758652","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2022,7,18]],"date-time":"2022-07-18T10:52:56Z","timestamp":1658141576000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/8758652\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2019,4]]},"references-count":17,"URL":"https:\/\/doi.org\/10.1109\/vts.2019.8758652","relation":{},"subject":[],"published":{"date-parts":[[2019,4]]}}}