{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,3,20]],"date-time":"2026-03-20T16:27:21Z","timestamp":1774024041549,"version":"3.50.1"},"reference-count":12,"publisher":"IEEE","license":[{"start":{"date-parts":[[2019,4,1]],"date-time":"2019-04-01T00:00:00Z","timestamp":1554076800000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"},{"start":{"date-parts":[[2019,4,1]],"date-time":"2019-04-01T00:00:00Z","timestamp":1554076800000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2019,4,1]],"date-time":"2019-04-01T00:00:00Z","timestamp":1554076800000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2019,4]]},"DOI":"10.1109\/vts.2019.8758657","type":"proceedings-article","created":{"date-parts":[[2019,7,11]],"date-time":"2019-07-11T19:56:14Z","timestamp":1562874974000},"page":"1-6","source":"Crossref","is-referenced-by-count":25,"title":["Analog Performance Locking through Neural Network-Based Biasing"],"prefix":"10.1109","author":[{"given":"Georgios","family":"Volanis","sequence":"first","affiliation":[]},{"given":"Yichuan","family":"Lu","sequence":"additional","affiliation":[]},{"given":"Sai Govinda","family":"Rao Nimmalapudi","sequence":"additional","affiliation":[]},{"given":"Angelos","family":"Antonopoulos","sequence":"additional","affiliation":[]},{"given":"Andrew","family":"Marshall","sequence":"additional","affiliation":[]},{"given":"Yiorgos","family":"Makris","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1145\/2228360.2228377"},{"key":"ref3","article-title":"Preventing ic piracy using reconfigurable logic barriers","volume":"27","author":"baumgarten","year":"2010","journal-title":"IEEE Design & Test of Computers"},{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.6028\/jres.049.044"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/TEST.2017.8242064"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/VTS.2016.7477297"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/LATW.2017.7906739"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/ICNN.1993.298623"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/TNNLS.2014.2354406"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/TEST.2015.7342415"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/ICCAD.2008.4681649"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1093\/comjnl\/7.2.155"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1145\/1403375.1403631"}],"event":{"name":"2019 IEEE 37th VLSI Test Symposium (VTS)","location":"Monterey, CA, USA","start":{"date-parts":[[2019,4,23]]},"end":{"date-parts":[[2019,4,25]]}},"container-title":["2019 IEEE 37th VLSI Test Symposium (VTS)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/8753115\/8758605\/08758657.pdf?arnumber=8758657","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2022,7,18]],"date-time":"2022-07-18T10:52:56Z","timestamp":1658141576000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/8758657\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2019,4]]},"references-count":12,"URL":"https:\/\/doi.org\/10.1109\/vts.2019.8758657","relation":{},"subject":[],"published":{"date-parts":[[2019,4]]}}}