{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,9,6]],"date-time":"2024-09-06T07:28:28Z","timestamp":1725607708843},"reference-count":11,"publisher":"IEEE","license":[{"start":{"date-parts":[[2019,4,1]],"date-time":"2019-04-01T00:00:00Z","timestamp":1554076800000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"},{"start":{"date-parts":[[2019,4,1]],"date-time":"2019-04-01T00:00:00Z","timestamp":1554076800000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2019,4,1]],"date-time":"2019-04-01T00:00:00Z","timestamp":1554076800000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2019,4]]},"DOI":"10.1109\/vts.2019.8758658","type":"proceedings-article","created":{"date-parts":[[2019,7,11]],"date-time":"2019-07-11T23:56:14Z","timestamp":1562889374000},"page":"1-6","source":"Crossref","is-referenced-by-count":1,"title":["Hybrid Performance Modeling for Optimization of In-System-Structural-Test (ISST) Latency"],"prefix":"10.1109","author":[{"given":"Milind","family":"Sonawane","sequence":"first","affiliation":[]},{"given":"Venkat Abilash","family":"Reddy Nerallapally","sequence":"additional","affiliation":[]},{"given":"Alex","family":"Hsu","sequence":"additional","affiliation":[]},{"given":"Shantanu","family":"Sarangi","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"ref4","article-title":"Efficient Approximately- Timed Performance Modeling for Architectural Exploration of MPSoCs","author":"streubuhr","year":"2009","journal-title":"Forum on Specification and Design Languages"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1145\/1289816.1289868"},{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/VTS.2016.7477308"},{"year":"0","key":"ref6"},{"key":"ref11","article-title":"XLBIST: X-Tolerant Logic BIST","author":"wohl","year":"2018","journal-title":"IEEE International Test Conference (ITC)"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1147\/rd.466.0691"},{"year":"0","key":"ref8"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/IOLTS.2017.8046235"},{"key":"ref2","article-title":"Performance Analysis of Different Arbitration Algorithms of the AMBA AHB Bus","author":"massimo","year":"2004","journal-title":"Design Automation Conference"},{"key":"ref9","article-title":"Advanced Test Methodology for complex SOCs","author":"kumar","year":"2016","journal-title":"IEEE International Test Conference (ITC)"},{"key":"ref1","article-title":"High-Level System Modeling and Architecture Exploration with SystemC on a Network SoC: S3C2510 Case Study","author":"jang","year":"2004","journal-title":"Design Automation & Test in Europe (DATE)"}],"event":{"name":"2019 IEEE 37th VLSI Test Symposium (VTS)","start":{"date-parts":[[2019,4,23]]},"location":"Monterey, CA, USA","end":{"date-parts":[[2019,4,25]]}},"container-title":["2019 IEEE 37th VLSI Test Symposium (VTS)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/8753115\/8758605\/08758658.pdf?arnumber=8758658","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2022,7,18]],"date-time":"2022-07-18T14:52:56Z","timestamp":1658155976000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/8758658\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2019,4]]},"references-count":11,"URL":"https:\/\/doi.org\/10.1109\/vts.2019.8758658","relation":{},"subject":[],"published":{"date-parts":[[2019,4]]}}}