{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,11,4]],"date-time":"2025-11-04T10:44:11Z","timestamp":1762253051152,"version":"3.28.0"},"reference-count":132,"publisher":"IEEE","license":[{"start":{"date-parts":[[2019,4,1]],"date-time":"2019-04-01T00:00:00Z","timestamp":1554076800000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"},{"start":{"date-parts":[[2019,4,1]],"date-time":"2019-04-01T00:00:00Z","timestamp":1554076800000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2019,4,1]],"date-time":"2019-04-01T00:00:00Z","timestamp":1554076800000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2019,4]]},"DOI":"10.1109\/vts.2019.8758662","type":"proceedings-article","created":{"date-parts":[[2019,7,11]],"date-time":"2019-07-11T23:56:14Z","timestamp":1562889374000},"page":"1-10","source":"Crossref","is-referenced-by-count":14,"title":["Special Session: Delay Fault Testing - Present and Future"],"prefix":"10.1109","author":[{"given":"Jubayer","family":"Mahmod","sequence":"first","affiliation":[]},{"given":"Spencer","family":"Millican","sequence":"additional","affiliation":[]},{"given":"Ujjwal","family":"Guin","sequence":"additional","affiliation":[]},{"given":"Vishwani","family":"Agrawal","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"ref39","doi-asserted-by":"publisher","DOI":"10.1007\/978-1-4419-8297-1_2"},{"key":"ref38","doi-asserted-by":"crossref","first-page":"65","DOI":"10.1109\/MDT.2011.2179339","article-title":"Book Review: Test and Diagnosis for Small-Delay Defects","volume":"29","author":"davidson","year":"2012","journal-title":"IEEE Design & Test of Computers"},{"key":"ref33","doi-asserted-by":"publisher","DOI":"10.1109\/VLSIC.2010.5560326"},{"key":"ref32","doi-asserted-by":"publisher","DOI":"10.1109\/TEST.2014.7035360"},{"key":"ref31","first-page":"28","article-title":"Small-delay-defect testing","volume":"54","author":"mattiuzzo","year":"2009","journal-title":"EDN (Electrical Design News)"},{"key":"ref30","doi-asserted-by":"publisher","DOI":"10.1109\/TEST.1988.207761"},{"key":"ref37","doi-asserted-by":"publisher","DOI":"10.1109\/ATS.2010.62"},{"key":"ref36","doi-asserted-by":"publisher","DOI":"10.1109\/ETS.2011.51"},{"key":"ref35","doi-asserted-by":"publisher","DOI":"10.1007\/978-1-4419-9976-4"},{"key":"ref34","doi-asserted-by":"publisher","DOI":"10.1145\/2429384.2429391"},{"key":"ref28","doi-asserted-by":"crossref","first-page":"49","DOI":"10.1023\/A:1008345221488","article-title":"Quality determination for gate delay fault tests considering three-state elements","volume":"14","author":"p\u00f6hl","year":"1999","journal-title":"J Electronic Testing Theory and Applic"},{"key":"ref27","doi-asserted-by":"publisher","DOI":"10.1109\/43.46805"},{"key":"ref29","doi-asserted-by":"publisher","DOI":"10.1109\/VTEST.1996.510832"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1007\/s10836-014-5503-3"},{"key":"ref22","doi-asserted-by":"publisher","DOI":"10.1023\/A:1024696110831"},{"key":"ref21","doi-asserted-by":"publisher","DOI":"10.1109\/MDT.1987.295104"},{"key":"ref24","doi-asserted-by":"publisher","DOI":"10.1109\/ICVD.1998.646634"},{"key":"ref23","first-page":"418","article-title":"On test coverage of path delay faults","author":"majhi","year":"1996","journal-title":"Proc 9th International Conference on VLSI Design"},{"key":"ref26","doi-asserted-by":"publisher","DOI":"10.1109\/TEST.1988.207872"},{"key":"ref101","doi-asserted-by":"publisher","DOI":"10.1007\/978-3-319-68511-3_10"},{"key":"ref25","doi-asserted-by":"publisher","DOI":"10.1109\/ICVD.1995.512097"},{"key":"ref100","doi-asserted-by":"publisher","DOI":"10.1109\/VTS.2018.8368626"},{"key":"ref50","doi-asserted-by":"publisher","DOI":"10.1109\/DSD.2013.127"},{"key":"ref51","doi-asserted-by":"publisher","DOI":"10.1109\/ICCD.2005.13"},{"key":"ref59","doi-asserted-by":"publisher","DOI":"10.1109\/ASPDAC.2018.8297368"},{"key":"ref58","doi-asserted-by":"publisher","DOI":"10.7873\/DATE.2015.0077"},{"key":"ref57","doi-asserted-by":"publisher","DOI":"10.1145\/2714564"},{"key":"ref56","doi-asserted-by":"publisher","DOI":"10.1109\/ATS.2012.14"},{"key":"ref55","doi-asserted-by":"publisher","DOI":"10.1109\/TEST.2007.4437637"},{"key":"ref54","doi-asserted-by":"publisher","DOI":"10.1109\/TEST.2005.1584088"},{"key":"ref53","doi-asserted-by":"publisher","DOI":"10.1109\/43.703822"},{"key":"ref52","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2016.2598560"},{"key":"ref40","doi-asserted-by":"publisher","DOI":"10.1109\/TEST.1992.527892"},{"key":"ref4","first-page":"1","article-title":"ROBDD based path delay fault testable combinational circuit synthesis","author":"shah","year":"2016","journal-title":"Proceedings of IEEE East-West Design & Test Symposium (EWDTS'08)"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/TCSII.2017.2732028"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1063\/1.1697872"},{"journal-title":"Application-Specific Integrated Circuits","year":"1997","author":"smith","key":"ref5"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1023\/A:1008238609845"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.1983.1270037"},{"key":"ref49","doi-asserted-by":"publisher","DOI":"10.1109\/VLSI.2008.22"},{"journal-title":"SPICE","year":"1996","author":"roberts","key":"ref9"},{"key":"ref46","doi-asserted-by":"publisher","DOI":"10.1109\/TEST.2001.966682"},{"key":"ref45","first-page":"1080","article-title":"Test program synthesis for path delay faults in microprocessor cores","year":"2000","journal-title":"Proc International Test Conference"},{"key":"ref48","doi-asserted-by":"publisher","DOI":"10.1109\/VLSID.2007.156"},{"key":"ref47","doi-asserted-by":"publisher","DOI":"10.1109\/43.863647"},{"key":"ref42","doi-asserted-by":"publisher","DOI":"10.1109\/TEST.1991.519696"},{"key":"ref41","doi-asserted-by":"publisher","DOI":"10.1109\/43.298042"},{"key":"ref44","doi-asserted-by":"publisher","DOI":"10.1109\/VTEST.2000.843821"},{"key":"ref43","doi-asserted-by":"publisher","DOI":"10.1109\/HLDVT.2017.8167458"},{"key":"ref127","doi-asserted-by":"publisher","DOI":"10.1016\/0167-9260(95)00012-5"},{"key":"ref126","doi-asserted-by":"publisher","DOI":"10.1145\/2347736.2347749"},{"key":"ref125","doi-asserted-by":"publisher","DOI":"10.1109\/ETS.2014.6847794"},{"key":"ref124","doi-asserted-by":"publisher","DOI":"10.1109\/VLSID.2014.30"},{"key":"ref73","doi-asserted-by":"publisher","DOI":"10.1109\/TEST.2004.1387328"},{"key":"ref72","doi-asserted-by":"publisher","DOI":"10.1109\/ISQED.2006.94"},{"key":"ref71","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2018.2789779"},{"key":"ref129","first-page":"193","article-title":"Testing delay faults in asynchronous handshake circuits","author":"shi","year":"2006","journal-title":"Proc IEEE\/ACM International Conference on Computer-Aided Design"},{"key":"ref70","doi-asserted-by":"publisher","DOI":"10.1109\/ASPDAC.2011.5722299"},{"key":"ref128","doi-asserted-by":"publisher","DOI":"10.1109\/ECCTD.2015.7300128"},{"key":"ref76","first-page":"105","article-title":"Experiments in detecting delay faults using multiple higher frequency clocks and results from neighboring die","volume":"1","author":"yan","year":"2003","journal-title":"Proc International Test Conference"},{"key":"ref77","first-page":"242","article-title":"Evaluating the effectiveness of detecting delay defects in the slack interval: a simulation study","year":"2004","journal-title":"Proc International Test Conference"},{"key":"ref130","doi-asserted-by":"publisher","DOI":"10.1109\/TC.2006.143"},{"key":"ref74","doi-asserted-by":"publisher","DOI":"10.1109\/VTS.2009.28"},{"key":"ref75","doi-asserted-by":"publisher","DOI":"10.1109\/DAC.1990.114949"},{"key":"ref131","doi-asserted-by":"publisher","DOI":"10.1109\/VTS.2018.8368637"},{"key":"ref78","first-page":"198","article-title":"A novel framework for faster-than-at-speed delay test considering IR-drop effects","author":"ahmed","year":"2006","journal-title":"Proc IEEE\/ACM International Conference on Computer Aided Design"},{"key":"ref132","doi-asserted-by":"publisher","DOI":"10.1109\/ASYNC.2012.28"},{"key":"ref79","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2009.2028679"},{"key":"ref60","doi-asserted-by":"crossref","first-page":"365","DOI":"10.1145\/196244.196423","article-title":"generation of high quality non-robust tests for path delay faults","author":"cheng","year":"1994","journal-title":"31st Design Automation Conference"},{"key":"ref62","doi-asserted-by":"publisher","DOI":"10.1109\/43.88928"},{"key":"ref61","doi-asserted-by":"publisher","DOI":"10.1109\/TEST.2003.1270885"},{"key":"ref63","doi-asserted-by":"publisher","DOI":"10.1109\/43.331411"},{"key":"ref64","doi-asserted-by":"publisher","DOI":"10.1109\/FTCS.1989.105541"},{"key":"ref65","doi-asserted-by":"publisher","DOI":"10.1109\/TEST.2017.8242072"},{"key":"ref66","doi-asserted-by":"publisher","DOI":"10.1145\/1146909.1146993"},{"key":"ref67","doi-asserted-by":"publisher","DOI":"10.1109\/VTS.2006.33"},{"key":"ref68","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2007.907000"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1007\/978-1-4615-5597-1"},{"key":"ref69","doi-asserted-by":"publisher","DOI":"10.1109\/TC.2011.59"},{"key":"ref1","volume":"17","author":"bushnell","year":"2004","journal-title":"Essentials of Electronic Testing for Digital Memory and Mixed-Signal VLSI Circuits"},{"key":"ref95","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2010.2043591"},{"key":"ref109","doi-asserted-by":"publisher","DOI":"10.1109\/JPROC.2014.2332291"},{"key":"ref94","first-page":"1","article-title":"Automatic generation of test instructions for path delay faults based-on stuck-at fault in processor cores using assignment decision diagram","author":"hussin","year":"2014","journal-title":"Proc 5th International Conference on Intelligent and Advanced Systems (ICIAS)"},{"key":"ref108","doi-asserted-by":"crossref","DOI":"10.1007\/978-3-319-11824-6","author":"tehranipoor","year":"2015","journal-title":"Counterfeit Integrated Circuits - Detection and Avoidance"},{"key":"ref93","doi-asserted-by":"publisher","DOI":"10.1109\/ETS.2007.13"},{"key":"ref107","doi-asserted-by":"publisher","DOI":"10.1007\/s10836-013-5430-8"},{"key":"ref92","first-page":"1","article-title":"As-robust-as-possible test generation in the presence of small delay defects using pseudo-Boolean optimization","author":"eggersgl\u00fc?","year":"2011","journal-title":"Proc Design Automation & Test in Europe Conference & Exhibition (DATE)"},{"key":"ref106","doi-asserted-by":"publisher","DOI":"10.1109\/DFT.2012.6378192"},{"key":"ref91","first-page":"290","article-title":"Robust timing-aware test generation using pseudo-Boolean optimization","author":"eggersgl\u00fc?","year":"2012","journal-title":"Proceedings IEEE Asian Test Symposium (ATS)"},{"key":"ref105","doi-asserted-by":"publisher","DOI":"10.1063\/1.1567461"},{"key":"ref90","first-page":"445","article-title":"Pseudo-Boolean optimization","author":"crama","year":"2002","journal-title":"Handbook of Applied Optimization"},{"key":"ref104","first-page":"51","article-title":"Hardware Trojan detection using path delay fingerprint","author":"jin","year":"2008","journal-title":"Proc IEEE International Workshop on Hardware-Oriented Security and Trust (HOST)"},{"key":"ref103","doi-asserted-by":"publisher","DOI":"10.7873\/DATE.2013.262"},{"key":"ref102","first-page":"8","article-title":"At-speed delay characterization for IC authentication and Trojan horse detection","author":"li","year":"2008","journal-title":"Proc IEEE International Workshop on Hardware-Oriented Security and Trust (HOST)"},{"key":"ref111","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2014.2326556"},{"key":"ref112","doi-asserted-by":"publisher","DOI":"10.1145\/2593069.2593157"},{"key":"ref110","doi-asserted-by":"publisher","DOI":"10.1145\/2483028.2483049"},{"journal-title":"Tessent FastScan Advanced Automatic Test Pattern Generation Mentor Graphics Corporation","year":"2018","key":"ref98"},{"journal-title":"Modus DFT Software Solution Cadence Design Systems Inc","year":"2018","key":"ref99"},{"journal-title":"Synopsys Inc","year":"2018","key":"ref96"},{"journal-title":"Advanced ASIC Chip Synthesis","year":"2002","author":"bhatnagar","key":"ref97"},{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1147\/rd.102.0135"},{"key":"ref11","first-page":"621","article-title":"Statistical timing analysis considering spatial correlations using a single PERT-like traversal","author":"chang","year":"2003","journal-title":"Proc International Conf on Computer-Aided Design"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/DAC.1982.1585562"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1145\/800263.809264"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1016\/0167-9260(94)90018-3"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1007\/978-1-4615-5637-4"},{"journal-title":"Synthesis and Optimization of Digital Circuits","year":"1994","author":"demicheli","key":"ref16"},{"key":"ref82","doi-asserted-by":"publisher","DOI":"10.1016\/j.microrel.2017.11.019"},{"key":"ref118","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2005.853608"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1023\/A:1008316631868"},{"key":"ref81","doi-asserted-by":"publisher","DOI":"10.1109\/ATS.2015.26"},{"key":"ref117","doi-asserted-by":"publisher","DOI":"10.1016\/B978-012373973-5.50011-5"},{"key":"ref18","first-page":"342","article-title":"Model for delay faults based upon paths","author":"smith","year":"1985","journal-title":"Proc International Test Conference"},{"key":"ref84","doi-asserted-by":"publisher","DOI":"10.1109\/TEST.2007.4437576"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1023\/A:1008247801050"},{"key":"ref83","doi-asserted-by":"publisher","DOI":"10.1109\/TEST.2004.1386979"},{"journal-title":"Parallel Algorithms for VLSI Computer-Aided Design","year":"1994","author":"banerjee","key":"ref119"},{"key":"ref114","doi-asserted-by":"publisher","DOI":"10.1109\/VLSID.2019.00033"},{"key":"ref113","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2015.2466551"},{"key":"ref80","doi-asserted-by":"publisher","DOI":"10.1109\/DFT.2010.48"},{"key":"ref116","doi-asserted-by":"publisher","DOI":"10.1109\/TEST.1999.805629"},{"key":"ref115","doi-asserted-by":"publisher","DOI":"10.1109\/TEST.2001.966674"},{"key":"ref89","doi-asserted-by":"publisher","DOI":"10.1007\/s10462-018-9628-0"},{"key":"ref120","doi-asserted-by":"publisher","DOI":"10.1109\/VDAT.2011.5783576"},{"key":"ref121","doi-asserted-by":"publisher","DOI":"10.7873\/DATE.2015.0428"},{"key":"ref122","doi-asserted-by":"publisher","DOI":"10.23919\/DATE.2018.8342024"},{"key":"ref123","doi-asserted-by":"publisher","DOI":"10.1109\/VLSID.2013.172"},{"key":"ref85","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2009.2035550"},{"key":"ref86","doi-asserted-by":"publisher","DOI":"10.1109\/VTS.2010.5469617"},{"key":"ref87","doi-asserted-by":"publisher","DOI":"10.1109\/VTS.2008.42"},{"key":"ref88","doi-asserted-by":"publisher","DOI":"10.1109\/43.108614"}],"event":{"name":"2019 IEEE 37th VLSI Test Symposium (VTS)","start":{"date-parts":[[2019,4,23]]},"location":"Monterey, CA, USA","end":{"date-parts":[[2019,4,25]]}},"container-title":["2019 IEEE 37th VLSI Test Symposium (VTS)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/8753115\/8758605\/08758662.pdf?arnumber=8758662","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2023,9,18]],"date-time":"2023-09-18T05:51:19Z","timestamp":1695016279000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/8758662\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2019,4]]},"references-count":132,"URL":"https:\/\/doi.org\/10.1109\/vts.2019.8758662","relation":{},"subject":[],"published":{"date-parts":[[2019,4]]}}}