{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,9,17]],"date-time":"2025-09-17T16:42:52Z","timestamp":1758127372967,"version":"3.28.0"},"reference-count":21,"publisher":"IEEE","license":[{"start":{"date-parts":[[2019,4,1]],"date-time":"2019-04-01T00:00:00Z","timestamp":1554076800000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"},{"start":{"date-parts":[[2019,4,1]],"date-time":"2019-04-01T00:00:00Z","timestamp":1554076800000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2019,4,1]],"date-time":"2019-04-01T00:00:00Z","timestamp":1554076800000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2019,4]]},"DOI":"10.1109\/vts.2019.8758671","type":"proceedings-article","created":{"date-parts":[[2019,7,11]],"date-time":"2019-07-11T23:56:14Z","timestamp":1562889374000},"page":"1-6","source":"Crossref","is-referenced-by-count":7,"title":["Shielding Logic Locking from Redundancy Attacks"],"prefix":"10.1109","author":[{"given":"Leon","family":"Li","sequence":"first","affiliation":[]},{"given":"Alex","family":"Orailoglu","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"ref10","first-page":"291","article-title":"Active hardware metering for intellectual property protection and security","author":"alkabani","year":"2007","journal-title":"USENIX Security Symposium"},{"doi-asserted-by":"publisher","key":"ref11","DOI":"10.1109\/TVLSI.2017.2787754"},{"doi-asserted-by":"publisher","key":"ref12","DOI":"10.1109\/HST.2015.7140252"},{"doi-asserted-by":"publisher","key":"ref13","DOI":"10.1145\/3133956.3133985"},{"doi-asserted-by":"publisher","key":"ref14","DOI":"10.1109\/ASPDAC.2017.7858346"},{"doi-asserted-by":"publisher","key":"ref15","DOI":"10.1109\/TETC.2017.2740364"},{"doi-asserted-by":"publisher","key":"ref16","DOI":"10.3850\/9783981537079_0687"},{"key":"ref17","article-title":"Logic locking for secure outsourced chip fabrication: A new attack and provably secure defense mechanism","author":"massad","year":"2017","journal-title":"ArXiv Preprint"},{"doi-asserted-by":"publisher","key":"ref18","DOI":"10.1109\/VTEST.1992.232764"},{"doi-asserted-by":"publisher","key":"ref19","DOI":"10.1109\/ICVD.1994.282710"},{"doi-asserted-by":"publisher","key":"ref4","DOI":"10.1145\/2228360.2228377"},{"doi-asserted-by":"publisher","key":"ref3","DOI":"10.1109\/TC.2013.193"},{"key":"ref6","article-title":"Preventing IC piracy using reconfigurable logic barriers","volume":"27","author":"baumgarten","year":"2010","journal-title":"IEEE Design & Test of Computers"},{"doi-asserted-by":"publisher","key":"ref5","DOI":"10.1109\/ICCAD.2014.7001361"},{"doi-asserted-by":"publisher","key":"ref8","DOI":"10.1007\/978-3-662-53140-2_7"},{"doi-asserted-by":"publisher","key":"ref7","DOI":"10.1109\/HST.2016.7495588"},{"year":"2008","journal-title":"Innovation is at Risk Losses of up to $4 Billion Annually due to IP Infringement","key":"ref2"},{"doi-asserted-by":"publisher","key":"ref1","DOI":"10.1109\/MC.2010.284"},{"key":"ref9","doi-asserted-by":"crossref","DOI":"10.23919\/DATE.2019.8714955","article-title":"Piercing logic locking keys through redundancy identification","author":"li","year":"2019","journal-title":"Design Automation & Test in Europe Conference & Exhibition (DATE)"},{"doi-asserted-by":"publisher","key":"ref20","DOI":"10.1145\/127601.127655"},{"key":"ref21","first-page":"93","article-title":"Atalanta: An efficient ATPG for combinational circuits","author":"lee","year":"1993","journal-title":"Department of Electrical Engineering Virginia Polytechnic Institute and State University Blacksburg Virginia Aug"}],"event":{"name":"2019 IEEE 37th VLSI Test Symposium (VTS)","start":{"date-parts":[[2019,4,23]]},"location":"Monterey, CA, USA","end":{"date-parts":[[2019,4,25]]}},"container-title":["2019 IEEE 37th VLSI Test Symposium (VTS)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/8753115\/8758605\/08758671.pdf?arnumber=8758671","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2022,9,23]],"date-time":"2022-09-23T18:36:54Z","timestamp":1663958214000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/8758671\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2019,4]]},"references-count":21,"URL":"https:\/\/doi.org\/10.1109\/vts.2019.8758671","relation":{},"subject":[],"published":{"date-parts":[[2019,4]]}}}