{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,9,6]],"date-time":"2024-09-06T07:54:50Z","timestamp":1725609290241},"reference-count":32,"publisher":"IEEE","license":[{"start":{"date-parts":[[2019,4,1]],"date-time":"2019-04-01T00:00:00Z","timestamp":1554076800000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"},{"start":{"date-parts":[[2019,4,1]],"date-time":"2019-04-01T00:00:00Z","timestamp":1554076800000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2019,4,1]],"date-time":"2019-04-01T00:00:00Z","timestamp":1554076800000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2019,4]]},"DOI":"10.1109\/vts.2019.8758676","type":"proceedings-article","created":{"date-parts":[[2019,7,11]],"date-time":"2019-07-11T23:56:14Z","timestamp":1562889374000},"page":"1-6","source":"Crossref","is-referenced-by-count":4,"title":["A Novel Graph Coloring Based Solution for Low-Power Scan Shift"],"prefix":"10.1109","author":[{"given":"Saurabh","family":"Gupta","sequence":"first","affiliation":[]},{"given":"Bonita","family":"Bhaskaran","sequence":"additional","affiliation":[]},{"given":"Shantanu","family":"Sarangi","sequence":"additional","affiliation":[]},{"given":"Ayub","family":"Abdollahian","sequence":"additional","affiliation":[]},{"given":"Jennifer","family":"Dworak","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"ref32","article-title":"In-System-Test (IST) Architecture for NVIDIA Drive-AGX Platforms","author":"sonawane","year":"2018","journal-title":"Third IEEE International Workshop on Automotive Reliability & Test"},{"key":"ref31","first-page":"1","article-title":"Advanced test methodology for complex SoCs","author":"jagannadha","year":"2016","journal-title":"2016 IEEE International Test Conference (ITC)"},{"key":"ref30","article-title":"Two Linear-time Algorithms for Five-coloring a Planar Graph","author":"matula","year":"1980","journal-title":"Stanford University"},{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/ETS.2009.36"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/TEST.2004.1386971"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/43.931040"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/ATS.2007.54"},{"key":"ref14","first-page":"49","article-title":"Low Power Serial Built-In Self-Test","author":"hertwig","year":"1998","journal-title":"Proc 3rd European Test Workshop (ETW 98)"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2004.842885"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1109\/VTS.2005.51"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1109\/ISVLSI.2003.1183485"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1109\/DFTVS.2002.1173510"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1109\/VTS.2001.923454"},{"key":"ref28","doi-asserted-by":"publisher","DOI":"10.1007\/978-3-540-87827-8_28"},{"journal-title":"Low Power Methodology Manual For System-on-Chip Design ser Integrated Circuits and Systems","year":"2007","author":"flynn","key":"ref4"},{"key":"ref27","doi-asserted-by":"publisher","DOI":"10.1006\/jctb.1997.1750"},{"key":"ref3","first-page":"6","article-title":"Thermal-aware testing of network-on-chip using multiple-frequency clocking","author":"liu","year":"2006","journal-title":"24th IEEE VLSI Test Symposium"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2010.2074070"},{"key":"ref29","doi-asserted-by":"publisher","DOI":"10.1090\/conm\/352\/06369"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/VTS.2016.7477289"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1145\/2402.322385"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1049\/el:20040135"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2005.847893"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1016\/B978-1-4832-3187-7.50015-5"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/92.585217"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1109\/DFT.2010.50"},{"key":"ref22","doi-asserted-by":"publisher","DOI":"10.1109\/TEST.2000.894297"},{"key":"ref21","doi-asserted-by":"publisher","DOI":"10.1109\/ATS.2012.29"},{"key":"ref24","doi-asserted-by":"publisher","DOI":"10.1109\/TEST.2003.1270874"},{"key":"ref23","doi-asserted-by":"publisher","DOI":"10.1109\/ISQED.2015.7085417"},{"key":"ref26","doi-asserted-by":"publisher","DOI":"10.1090\/S0002-9904-1976-14122-5"},{"key":"ref25","doi-asserted-by":"publisher","DOI":"10.1109\/TEST.2008.4700573"}],"event":{"name":"2019 IEEE 37th VLSI Test Symposium (VTS)","start":{"date-parts":[[2019,4,23]]},"location":"Monterey, CA, USA","end":{"date-parts":[[2019,4,25]]}},"container-title":["2019 IEEE 37th VLSI Test Symposium (VTS)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/8753115\/8758605\/08758676.pdf?arnumber=8758676","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2022,7,18]],"date-time":"2022-07-18T14:52:56Z","timestamp":1658155976000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/8758676\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2019,4]]},"references-count":32,"URL":"https:\/\/doi.org\/10.1109\/vts.2019.8758676","relation":{},"subject":[],"published":{"date-parts":[[2019,4]]}}}