{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,3,25]],"date-time":"2026-03-25T05:53:11Z","timestamp":1774417991491,"version":"3.50.1"},"reference-count":26,"publisher":"IEEE","license":[{"start":{"date-parts":[[2020,4,1]],"date-time":"2020-04-01T00:00:00Z","timestamp":1585699200000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"},{"start":{"date-parts":[[2020,4,1]],"date-time":"2020-04-01T00:00:00Z","timestamp":1585699200000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2020,4,1]],"date-time":"2020-04-01T00:00:00Z","timestamp":1585699200000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2020,4]]},"DOI":"10.1109\/vts48691.2020.9107556","type":"proceedings-article","created":{"date-parts":[[2020,6,4]],"date-time":"2020-06-04T20:30:31Z","timestamp":1591302631000},"page":"1-6","source":"Crossref","is-referenced-by-count":1,"title":["Non-Masking Non-Robust Tests for Path Delay Faults"],"prefix":"10.1109","author":[{"given":"Irith","family":"Pomeranz","sequence":"first","affiliation":[]}],"member":"263","reference":[{"key":"ref10","doi-asserted-by":"crossref","first-page":"1031","DOI":"10.1145\/2228360.2228546","article-title":"Small delay testing for TSVs in 3-D ICs","author":"shi-yu huang","year":"2012","journal-title":"DAC Design Automation Conference 2012 DAC"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1145\/2429384.2429391"},{"key":"ref12","first-page":"342","article-title":"Model for Delay Faults Based Upon Paths","author":"smith","year":"1985","journal-title":"Proc Intl Test Conf"},{"key":"ref13","first-page":"56","article-title":"On Path Selection in Combinational Logic Circuits","author":"li","year":"1989","journal-title":"IEEE Trans on Computer-Aided Design"},{"key":"ref14","first-page":"44","article-title":"Advanced Automatic Test Pattern Generation Techniques for Path Delay Faults","author":"schultz","year":"1989","journal-title":"Proc Intl Symp on Fault-tolerant Computing"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1109\/VTEST.1997.599447"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1109\/TEST.2000.894227"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1109\/ICCAD.2000.896521"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1109\/TEST.2004.1386957"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1109\/TEST.2007.4437636"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1145\/1120725.1120799"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/TEST.2004.1386956"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/DATE.2012.6176507"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1145\/1146909.1146993"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2013.2278172"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2013.2237946"},{"key":"ref2","first-page":"1","article-title":"On Generating High Quality Tests for Transition Faults","author":"shao","year":"2002","journal-title":"Proc Asian Test Symp"},{"key":"ref9","first-page":"418427","article-title":"Efficient Test Coverage Determination for Delay Faults","author":"carter","year":"1987","journal-title":"Proc Intl Test Conf"},{"key":"ref1","first-page":"89","article-title":"Comparison of AC Self-Testing Procedures","author":"barzilai","year":"1983","journal-title":"Proc Intl Test Conf"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1145\/2159542.2159550"},{"key":"ref22","first-page":"44:1","article-title":"Test Compaction for SmallDelay Defects using an Effective Path Selection Scheme","volume":"18","author":"xiang","year":"2013","journal-title":"ACM Trans on Design Automation"},{"key":"ref21","first-page":"47:1","article-title":"Symbolic-EventPropagation-Based Minimal Test Set Generation for Robust Path Delay Faults","volume":"17","author":"mondal","year":"2012","journal-title":"ACM Transactions on Design Automation"},{"key":"ref24","doi-asserted-by":"publisher","DOI":"10.1145\/2591513.2591539"},{"key":"ref23","doi-asserted-by":"publisher","DOI":"10.1109\/ATS.2013.55"},{"key":"ref26","doi-asserted-by":"publisher","DOI":"10.1145\/3060403.3060468"},{"key":"ref25","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2015.2474365"}],"event":{"name":"2020 IEEE 38th VLSI Test Symposium (VTS)","location":"San Diego, CA, USA","start":{"date-parts":[[2020,4,5]]},"end":{"date-parts":[[2020,4,8]]}},"container-title":["2020 IEEE 38th VLSI Test Symposium (VTS)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/9106465\/9107548\/09107556.pdf?arnumber=9107556","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2023,10,1]],"date-time":"2023-10-01T23:23:09Z","timestamp":1696202589000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/9107556\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2020,4]]},"references-count":26,"URL":"https:\/\/doi.org\/10.1109\/vts48691.2020.9107556","relation":{},"subject":[],"published":{"date-parts":[[2020,4]]}}}