{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,12,20]],"date-time":"2025-12-20T22:03:56Z","timestamp":1766268236419},"reference-count":14,"publisher":"IEEE","license":[{"start":{"date-parts":[[2020,4,1]],"date-time":"2020-04-01T00:00:00Z","timestamp":1585699200000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"},{"start":{"date-parts":[[2020,4,1]],"date-time":"2020-04-01T00:00:00Z","timestamp":1585699200000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2020,4,1]],"date-time":"2020-04-01T00:00:00Z","timestamp":1585699200000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2020,4]]},"DOI":"10.1109\/vts48691.2020.9107571","type":"proceedings-article","created":{"date-parts":[[2020,6,4]],"date-time":"2020-06-04T20:30:31Z","timestamp":1591302631000},"page":"1-6","source":"Crossref","is-referenced-by-count":2,"title":["Aging-resilient SRAM design: an end-to-end framework"],"prefix":"10.1109","author":[{"given":"Xuan","family":"Zuo","sequence":"first","affiliation":[]},{"given":"Sandeep K.","family":"Gupta","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2016.2520658"},{"key":"ref11","article-title":"Cmos digital integrated circuits: analysis & design","author":"kang","year":"2014","journal-title":"Tech Rep"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1002\/0470035706"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/CICC.2006.320885"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1145\/2160916.2160926"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/ISCA.2008.30"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.2007.11"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/DATE.2010.5457137"},{"key":"ref5","first-page":"6?pp","author":"kumar","year":"2006","journal-title":"7th International Symposium on Quality Electronic Design (ISQED 06)"},{"key":"ref8","first-page":"1","author":"zuo","year":"2017","journal-title":"VLSI Test Symposium (VTS) 2017 IEEE 35th"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2011.2158708"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2011.2167264"},{"key":"ref1","first-page":"22","article-title":"Cacti 6.0: A tool to model large caches","author":"muralimanohar","year":"2009","journal-title":"HP Laboratories"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/IEDM.2008.4796777"}],"event":{"name":"2020 IEEE 38th VLSI Test Symposium (VTS)","start":{"date-parts":[[2020,4,5]]},"location":"San Diego, CA, USA","end":{"date-parts":[[2020,4,8]]}},"container-title":["2020 IEEE 38th VLSI Test Symposium (VTS)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/9106465\/9107548\/09107571.pdf?arnumber=9107571","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2022,6,30]],"date-time":"2022-06-30T15:16:32Z","timestamp":1656602192000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/9107571\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2020,4]]},"references-count":14,"URL":"https:\/\/doi.org\/10.1109\/vts48691.2020.9107571","relation":{},"subject":[],"published":{"date-parts":[[2020,4]]}}}