{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,10,24]],"date-time":"2025-10-24T08:22:10Z","timestamp":1761294130277,"version":"3.28.0"},"reference-count":89,"publisher":"IEEE","license":[{"start":{"date-parts":[[2020,4,1]],"date-time":"2020-04-01T00:00:00Z","timestamp":1585699200000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"},{"start":{"date-parts":[[2020,4,1]],"date-time":"2020-04-01T00:00:00Z","timestamp":1585699200000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2020,4,1]],"date-time":"2020-04-01T00:00:00Z","timestamp":1585699200000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2020,4]]},"DOI":"10.1109\/vts48691.2020.9107584","type":"proceedings-article","created":{"date-parts":[[2020,6,4]],"date-time":"2020-06-04T16:30:31Z","timestamp":1591288231000},"page":"1-6","source":"Crossref","is-referenced-by-count":10,"title":["Special Session: Survey of Test Point Insertion for Logic Built-in Self-test"],"prefix":"10.1109","author":[{"given":"Yang","family":"Sun","sequence":"first","affiliation":[]},{"given":"Spencer K.","family":"Millican","sequence":"additional","affiliation":[]},{"given":"Vishwani D.","family":"Agrawal","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"ref73","doi-asserted-by":"crossref","first-page":"694","DOI":"10.1109\/TCAD.1987.1270315","article-title":"On Delay Fault Testing in Logic Circuits","volume":"6","author":"lin","year":"1987","journal-title":"IEEE Trans Comput -Aided Des Integr Circuits Syst"},{"key":"ref72","doi-asserted-by":"publisher","DOI":"10.1109\/12.481486"},{"key":"ref71","doi-asserted-by":"publisher","DOI":"10.1109\/ICCAD.1992.279312"},{"key":"ref70","first-page":"342","article-title":"Model for Delay Faults Based Upon Paths","author":"smith","year":"1985","journal-title":"Proc Int Test Conf (ITC)"},{"key":"ref76","first-page":"288","article-title":"On Minimizing the Number of Test Points Needed to Achieve Complete Robust Path Delay Fault Testability","author":"uppduri","year":"1996","journal-title":"Proc 14th IEEE VLSI Test Symp (VTS)"},{"key":"ref77","doi-asserted-by":"publisher","DOI":"10.1145\/217474.217517"},{"key":"ref74","doi-asserted-by":"publisher","DOI":"10.1109\/DFTVS.1999.802873"},{"key":"ref39","doi-asserted-by":"publisher","DOI":"10.1109\/TEST.1999.805649"},{"key":"ref75","doi-asserted-by":"publisher","DOI":"10.1109\/43.703823"},{"key":"ref38","doi-asserted-by":"publisher","DOI":"10.1109\/TEST.2009.5355688"},{"key":"ref78","doi-asserted-by":"publisher","DOI":"10.1109\/DFTVS.2002.1173510"},{"key":"ref79","doi-asserted-by":"publisher","DOI":"10.1109\/TEST.1999.805616"},{"key":"ref33","doi-asserted-by":"publisher","DOI":"10.1109\/ICCD.1995.528806"},{"key":"ref32","article-title":"Techniques for Seed Computation and Testability Enhancement for Logic Built-In Self Test","author":"bakshi","year":"2012","journal-title":"M S thesis"},{"key":"ref31","doi-asserted-by":"publisher","DOI":"10.1109\/TEST.2009.5355747"},{"key":"ref30","doi-asserted-by":"publisher","DOI":"10.1049\/piee.1977.0015"},{"key":"ref37","doi-asserted-by":"publisher","DOI":"10.1109\/DATE.2004.1268981"},{"key":"ref36","doi-asserted-by":"publisher","DOI":"10.1109\/ISCAS.2016.7538898"},{"key":"ref35","doi-asserted-by":"publisher","DOI":"10.1109\/NATW.2019.8758727"},{"key":"ref34","doi-asserted-by":"publisher","DOI":"10.1109\/43.298041"},{"key":"ref60","doi-asserted-by":"publisher","DOI":"10.1109\/ISCAS.1991.176793"},{"key":"ref62","doi-asserted-by":"publisher","DOI":"10.1109\/ISVLSI.2019.00054"},{"key":"ref61","doi-asserted-by":"publisher","DOI":"10.1109\/TEST.2000.894217"},{"key":"ref63","doi-asserted-by":"publisher","DOI":"10.1109\/ATS47505.2019.000-7"},{"key":"ref28","doi-asserted-by":"publisher","DOI":"10.1049\/ip-e.1993.0022"},{"key":"ref64","doi-asserted-by":"publisher","DOI":"10.1109\/VTS.2016.7477314"},{"key":"ref27","first-page":"274","article-title":"Random Pattern Testability by Fast Fault Simulation","author":"briers","year":"1986","journal-title":"Proc Int Test Conf (ITC)"},{"key":"ref65","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2017.2704104"},{"key":"ref66","first-page":"2043","article-title":"Pseudorandom Scan BIST Using Improved Test Point Insertion Techniques","author":"chen","year":"2004","journal-title":"Proc 7th Int Conf Solid-State and Integrated Circuits Technology (ICSICT)"},{"key":"ref29","doi-asserted-by":"publisher","DOI":"10.1109\/TC.2011.189"},{"key":"ref67","doi-asserted-by":"publisher","DOI":"10.1109\/ATS.2006.260953"},{"key":"ref68","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2017.2717844"},{"key":"ref69","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2018.2834441"},{"key":"ref2","first-page":"200","article-title":"Self-Testing of Multichip Logic Modules","author":"bardell","year":"1982","journal-title":"Proc Int Test Conf (ITC)"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1147\/rd.342.0406"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1109\/ATS.2001.990304"},{"key":"ref22","doi-asserted-by":"publisher","DOI":"10.1109\/MDT.2003.1232257"},{"key":"ref21","doi-asserted-by":"publisher","DOI":"10.1109\/TEST.2001.966711"},{"key":"ref24","doi-asserted-by":"publisher","DOI":"10.1109\/DFTVS.2003.1250123"},{"key":"ref23","doi-asserted-by":"crossref","first-page":"727","DOI":"10.1109\/T-C.1974.224021","article-title":"test point placement to simplify fault detection","volume":"c 23","author":"hayes","year":"1974","journal-title":"IEEE Transactions on Computers"},{"key":"ref26","doi-asserted-by":"publisher","DOI":"10.1109\/TEST.2002.1041754"},{"key":"ref25","doi-asserted-by":"publisher","DOI":"10.1109\/TIM.2008.2006725"},{"key":"ref50","doi-asserted-by":"publisher","DOI":"10.1109\/43.137502"},{"key":"ref51","doi-asserted-by":"publisher","DOI":"10.1109\/DAC.1983.1585651"},{"key":"ref59","first-page":"253","article-title":"Test Point Insertion for Scan-based BIST","author":"seiss","year":"1991","journal-title":"Proc 2nd European Test Conf"},{"key":"ref58","doi-asserted-by":"publisher","DOI":"10.1109\/ATS.1997.643983"},{"key":"ref57","doi-asserted-by":"publisher","DOI":"10.1145\/266021.266205"},{"key":"ref56","first-page":"506","article-title":"Timing-driven Test Point Insertion for Full-scan and Partial-scan BIST","author":"cheng","year":"1995","journal-title":"Proc Int Test Conf (ITC)"},{"key":"ref55","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.1987.1270348"},{"key":"ref54","doi-asserted-by":"publisher","DOI":"10.1109\/92.736140"},{"key":"ref53","first-page":"221","article-title":"On Testability Analysis of Combinational Networks","volume":"1","author":"brglez","year":"1984","journal-title":"Proc IEEE Intl Symp Circuits and Systems (ISCAS)"},{"key":"ref52","doi-asserted-by":"publisher","DOI":"10.1109\/DAC.1980.1585245"},{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/VTS.2001.923409"},{"key":"ref11","first-page":"473","article-title":"Cube-Contained Random Patterns and their Application to the Complete Testing of Synthesized Multi-level Circuits","author":"pateras","year":"1991","journal-title":"Proc Int Test Conf (ITC)"},{"key":"ref40","doi-asserted-by":"publisher","DOI":"10.1109\/VTEST.1996.510830"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/TEST.1994.527991"},{"key":"ref13","article-title":"Hardware Efficient LBIST With Complementary Weights","author":"lai","year":"0","journal-title":"Int Conf Computer Design (ICCD"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1145\/2994144"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2004.826558"},{"key":"ref82","doi-asserted-by":"publisher","DOI":"10.1109\/TEST.2000.894214"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1109\/ISQED.2015.7085415"},{"key":"ref81","first-page":"1002","article-title":"An Effort-Minimized Logic BIST Implementation Method","author":"gu","year":"2001","journal-title":"Proc Int Test Conf (ITC)"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1109\/DFT.2015.7315151"},{"key":"ref84","doi-asserted-by":"publisher","DOI":"10.1109\/VTEST.2000.843828"},{"key":"ref18","first-page":"120","article-title":"Generation of Vector Patterns Through Reseeding of Multiple-Polynominal Linear Feedback Shift Registers","author":"hellebrand","year":"1992","journal-title":"Proc Int Test Conf (ITC)"},{"key":"ref83","doi-asserted-by":"publisher","DOI":"10.1109\/ETW.2002.1029646"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1109\/12.364534"},{"key":"ref80","doi-asserted-by":"publisher","DOI":"10.1007\/978-1-4615-2738-1"},{"key":"ref89","doi-asserted-by":"publisher","DOI":"10.1109\/TEST.1999.805857"},{"key":"ref4","doi-asserted-by":"crossref","first-page":"1050","DOI":"10.1109\/43.238041","article-title":"3-weight pseudo-random test generation based on a deterministic test set for combinational and sequential circuits","volume":"12","author":"pomeranz","year":"1993","journal-title":"IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1147\/rd.273.0265"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2016.2606248"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/MDT.1985.294856"},{"key":"ref85","doi-asserted-by":"publisher","DOI":"10.1109\/VTS.2006.38"},{"key":"ref8","first-page":"264","article-title":"Hardware-Based Weighted Random Pattern Generation","author":"brglez","year":"1989","journal-title":"Proc Int Test Conf (ITC)"},{"key":"ref86","doi-asserted-by":"publisher","DOI":"10.1109\/ATS.2016.24"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/43.55187"},{"key":"ref49","doi-asserted-by":"publisher","DOI":"10.1109\/DAC.1990.114947"},{"key":"ref87","article-title":"A Neutral Netlist of 10 Combinational Benchmark Circuits and a Targeted Translator in FORTRAN","author":"brglez","year":"1985","journal-title":"Proc IEEE Intl Symp Circuits and Systems (ISCAS)"},{"key":"ref88","doi-asserted-by":"publisher","DOI":"10.1109\/ISCAS.1989.100747"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/TEST.1993.470595"},{"key":"ref46","doi-asserted-by":"publisher","DOI":"10.1109\/PRDC.2011.40"},{"key":"ref45","doi-asserted-by":"publisher","DOI":"10.1145\/37888.38000"},{"key":"ref48","doi-asserted-by":"publisher","DOI":"10.1109\/VTEST.1996.510828"},{"key":"ref47","doi-asserted-by":"publisher","DOI":"10.1109\/TEST.1989.82333"},{"key":"ref42","first-page":"534","article-title":"Reducing Test Point Overhead with Don’t-Cares","author":"chang","year":"2012","journal-title":"Proc Midwest Symp Circuits Syst (MWSCAS)"},{"key":"ref41","doi-asserted-by":"publisher","DOI":"10.1109\/DFT.2009.33"},{"key":"ref44","doi-asserted-by":"publisher","DOI":"10.1109\/TEST.1996.557122"},{"key":"ref43","doi-asserted-by":"publisher","DOI":"10.1109\/ASPDAC.2002.995003"}],"event":{"name":"2020 IEEE 38th VLSI Test Symposium (VTS)","start":{"date-parts":[[2020,4,5]]},"location":"San Diego, CA, USA","end":{"date-parts":[[2020,4,8]]}},"container-title":["2020 IEEE 38th VLSI Test Symposium (VTS)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/9106465\/9107548\/09107584.pdf?arnumber=9107584","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2022,6,30]],"date-time":"2022-06-30T11:16:32Z","timestamp":1656587792000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/9107584\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2020,4]]},"references-count":89,"URL":"https:\/\/doi.org\/10.1109\/vts48691.2020.9107584","relation":{},"subject":[],"published":{"date-parts":[[2020,4]]}}}