{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,2,17]],"date-time":"2026-02-17T12:07:15Z","timestamp":1771330035622,"version":"3.50.1"},"reference-count":59,"publisher":"IEEE","license":[{"start":{"date-parts":[[2020,4,1]],"date-time":"2020-04-01T00:00:00Z","timestamp":1585699200000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"},{"start":{"date-parts":[[2020,4,1]],"date-time":"2020-04-01T00:00:00Z","timestamp":1585699200000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2020,4,1]],"date-time":"2020-04-01T00:00:00Z","timestamp":1585699200000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2020,4]]},"DOI":"10.1109\/vts48691.2020.9107595","type":"proceedings-article","created":{"date-parts":[[2020,6,4]],"date-time":"2020-06-04T20:30:31Z","timestamp":1591302631000},"page":"1-10","source":"Crossref","is-referenced-by-count":11,"title":["Special Session \u2013 Emerging Memristor Based Memory and CIM Architecture: Test, Repair and Yield Analysis"],"prefix":"10.1109","author":[{"given":"Rajendra","family":"Bishnoi","sequence":"first","affiliation":[]},{"given":"Lizhou","family":"Wu","sequence":"additional","affiliation":[]},{"given":"Moritz","family":"Fieback","sequence":"additional","affiliation":[]},{"given":"Christopher","family":"Munch","sequence":"additional","affiliation":[]},{"given":"Sarath Mohanachandran","family":"Nair","sequence":"additional","affiliation":[]},{"given":"Mehdi","family":"Tahoori","sequence":"additional","affiliation":[]},{"given":"Ying","family":"Wang","sequence":"additional","affiliation":[]},{"given":"Huawei","family":"Li","sequence":"additional","affiliation":[]},{"given":"Said","family":"Hamdioui","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"ref39","article-title":"Testing Scouting Logic-Based Computation-in-Memory Architectures","author":"fieback","year":"2020","journal-title":"ETS"},{"key":"ref38","doi-asserted-by":"publisher","DOI":"10.1109\/TMAG.2017.2772185"},{"key":"ref33","doi-asserted-by":"publisher","DOI":"10.1109\/TEST.2014.7035342"},{"key":"ref32","doi-asserted-by":"publisher","DOI":"10.1109\/ETS.2017.7968217"},{"key":"ref31","doi-asserted-by":"publisher","DOI":"10.1109\/ASPDAC.2018.8297306"},{"key":"ref30","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2019.2903592"},{"key":"ref37","doi-asserted-by":"publisher","DOI":"10.1109\/JETCAS.2016.2547718"},{"key":"ref36","first-page":"1421","article-title":"Design of defect and fault-tolerant nonvolatile spintronic flip-flops","volume":"25","author":"bishnoi","year":"2016","journal-title":"TVLSI"},{"key":"ref35","doi-asserted-by":"publisher","DOI":"10.1109\/ITC44170.2019.9000134"},{"key":"ref34","doi-asserted-by":"publisher","DOI":"10.1109\/VTS.2017.7928937"},{"key":"ref28","doi-asserted-by":"publisher","DOI":"10.1109\/TEST.2018.8624687"},{"key":"ref27","first-page":"54","article-title":"STTRAM scaling and retention failure","volume":"17","author":"naeimi","year":"2013","journal-title":"Intel Technology Journal"},{"key":"ref29","doi-asserted-by":"publisher","DOI":"10.23919\/DATE.2019.8715178"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1016\/j.sse.2016.07.006"},{"key":"ref1","year":"2017"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1109\/TEST.2018.8624725"},{"key":"ref22","first-page":"1018","article-title":"More Efficient Testing of Metal-Oxide Memristor-based Memory","volume":"36","author":"mozaffari","year":"2016","journal-title":"TCAD"},{"key":"ref21","doi-asserted-by":"publisher","DOI":"10.1109\/IOLTS.2019.8854376"},{"key":"ref24","doi-asserted-by":"publisher","DOI":"10.23919\/DATE.2017.7926952"},{"key":"ref23","doi-asserted-by":"publisher","DOI":"10.1109\/ISVLSI.2017.20"},{"key":"ref26","doi-asserted-by":"publisher","DOI":"10.1109\/ASP-DAC47756.2020.9045339"},{"key":"ref25","doi-asserted-by":"publisher","DOI":"10.1145\/3287624.3288745"},{"key":"ref50","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.1989.572629"},{"key":"ref51","doi-asserted-by":"publisher","DOI":"10.1109\/TED.2011.2121913"},{"key":"ref59","article-title":"Explaining and harnessing adversarial examples","author":"goodfellow","year":"2014"},{"key":"ref58","doi-asserted-by":"publisher","DOI":"10.1109\/ICCAD45719.2019.8942163"},{"key":"ref57","first-page":"91","article-title":"RRAMedy: Protecting ReRAM-Based Neural Network from Permanent and Soft Faults During Its Lifetime","author":"li","year":"2019","journal-title":"ICCD"},{"key":"ref56","doi-asserted-by":"publisher","DOI":"10.1145\/3287624.3288743"},{"key":"ref55","doi-asserted-by":"publisher","DOI":"10.1109\/ISCAS.2015.7168938"},{"key":"ref54","doi-asserted-by":"publisher","DOI":"10.1109\/MDAT.2017.2682252"},{"key":"ref53","article-title":"SPITT: A magnetic tunnel junction SPICE compact model for STT-MRAM","author":"bernard-granger","year":"2015","journal-title":"DATE"},{"key":"ref52","doi-asserted-by":"publisher","DOI":"10.1109\/TSM.2007.913186"},{"key":"ref10","article-title":"Survey on STT-MRAM Testing: Failure Mechanisms, Fault Models, and Tests","author":"wu","year":"2020"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/TC.2014.12"},{"key":"ref40","article-title":"DFT Scheme for Hard-to-Detect Faults in FinFET SRAMs","author":"cardoso medeiros","year":"2019","journal-title":"ETS"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/TEST.2018.8624895"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.7873\/DATE.2015.0362"},{"key":"ref14","first-page":"1396","article-title":"VAET-STT: Variation aware STT-MRAM analysis and design space exploration tool","volume":"37","author":"nair","year":"2017","journal-title":"TCAD"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1109\/TED.2019.2906249"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1109\/DATE.2012.6176603"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1109\/TEST.2018.8624749"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1109\/VLSID.2013.219"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1109\/VTS.2015.7116247"},{"key":"ref4","article-title":"Global Emerging Non-Volatile Memory Market 2019 Industry Research, Share, Trend, Industry Size, Price, Future Analysis","year":"2019","journal-title":"Regional Outlook to 2025 Research Report"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2015.2391254"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1016\/j.microrel.2012.06.035"},{"key":"ref5","article-title":"Challenges and solutions in emerging memory testing","author":"vatajelu","year":"2017","journal-title":"IEEE Transactions on Emerging Topics in Computing"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1143\/JJAP.48.08HD02"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/ETS.2019.8791518"},{"key":"ref49","doi-asserted-by":"publisher","DOI":"10.1109\/TED.2015.2412960"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/JETCAS.2016.2547779"},{"key":"ref46","doi-asserted-by":"publisher","DOI":"10.1109\/IEDM.2016.7838348"},{"key":"ref45","doi-asserted-by":"publisher","DOI":"10.1021\/acs.nanolett.5b03078"},{"key":"ref48","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2019.2904197"},{"key":"ref47","doi-asserted-by":"publisher","DOI":"10.1109\/TC.2013.206"},{"key":"ref42","doi-asserted-by":"publisher","DOI":"10.3390\/ma9010041"},{"key":"ref41","doi-asserted-by":"publisher","DOI":"10.1109\/DATE.2012.6176603"},{"key":"ref44","doi-asserted-by":"publisher","DOI":"10.1109\/LED.2010.2046310"},{"key":"ref43","doi-asserted-by":"publisher","DOI":"10.1063\/1.1636255"}],"event":{"name":"2020 IEEE 38th VLSI Test Symposium (VTS)","location":"San Diego, CA, USA","start":{"date-parts":[[2020,4,5]]},"end":{"date-parts":[[2020,4,8]]}},"container-title":["2020 IEEE 38th VLSI Test Symposium (VTS)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/9106465\/9107548\/09107595.pdf?arnumber=9107595","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2022,6,30]],"date-time":"2022-06-30T15:16:32Z","timestamp":1656602192000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/9107595\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2020,4]]},"references-count":59,"URL":"https:\/\/doi.org\/10.1109\/vts48691.2020.9107595","relation":{},"subject":[],"published":{"date-parts":[[2020,4]]}}}