{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,3,31]],"date-time":"2026-03-31T06:27:17Z","timestamp":1774938437854,"version":"3.50.1"},"reference-count":24,"publisher":"IEEE","license":[{"start":{"date-parts":[[2020,4,1]],"date-time":"2020-04-01T00:00:00Z","timestamp":1585699200000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"},{"start":{"date-parts":[[2020,4,1]],"date-time":"2020-04-01T00:00:00Z","timestamp":1585699200000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2020,4,1]],"date-time":"2020-04-01T00:00:00Z","timestamp":1585699200000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2020,4]]},"DOI":"10.1109\/vts48691.2020.9107636","type":"proceedings-article","created":{"date-parts":[[2020,6,4]],"date-time":"2020-06-04T20:30:31Z","timestamp":1591302631000},"page":"1-12","source":"Crossref","is-referenced-by-count":19,"title":["Special Session: Test Challenges in a Chiplet Marketplace"],"prefix":"10.1109","author":[{"given":"M.","family":"Hutner","sequence":"first","affiliation":[]},{"given":"R.","family":"Sethuram","sequence":"additional","affiliation":[]},{"given":"B.","family":"Vinnakota","sequence":"additional","affiliation":[]},{"given":"D.","family":"Armstrong","sequence":"additional","affiliation":[]},{"given":"A.","family":"Copperhall","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/TEST.2002.1041745"},{"key":"ref11","first-page":"1","article-title":"IEEE Standard for Test Access Port and Boundary-Scan Architecture","year":"2013","journal-title":"IEEE Std 1149 1-2013 (Revision of IEEE Std 1149 1-2001)"},{"key":"ref12","author":"parker","year":"2014","journal-title":"The Boundary-Scan Handbook"},{"key":"ref13","first-page":"1","article-title":"IEEE Standard Testability Method for Embedded Core-based Integrated Circuits","year":"2005","journal-title":"IEEE Std 1500-2005"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/MDAT.2017.2705077"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2016.2611515"},{"key":"ref16","first-page":"1","article-title":"IEEE Standard for Test Access Architecture for Three-Dimensional Stacked Integrated Circuits","year":"2020","journal-title":"IEEE Std 1838-2019"},{"key":"ref17","first-page":"1","article-title":"IEEE Std P1838’s flexible parallel port and its specification with Google’s protocol buffers","author":"li","year":"2018","journal-title":"2018 IEEE 23rd European Test Symposium (ETS)"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1109\/MM.2019.2950352"},{"key":"ref19","article-title":"Testing Stacked Die","author":"sethuram","year":"2013","journal-title":"Patent Publication Number"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/DATE.2012.6176689"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/TEST.2018.8624731"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/TEST.1995.529857"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/MDAT.2015.2424422"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/TEST.2016.7805851"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1016\/S0026-2714(00)00251-1"},{"key":"ref2","year":"0","journal-title":"The Open Domain-Specific Architecture"},{"key":"ref1","year":"0","journal-title":"Heterogeneous Integration Roadmap"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/ASYNC.1998.666500"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1109\/CICC.2009.5280778"},{"key":"ref22","doi-asserted-by":"publisher","DOI":"10.1109\/MDAT.2016.2624283"},{"key":"ref21","doi-asserted-by":"publisher","DOI":"10.1109\/TEST.2012.6401569"},{"key":"ref24","first-page":"1","article-title":"IEEE Standard for Access and Control of Instrumentation Embedded within a Semiconductor Device","year":"2014","journal-title":"IEEE Std 1687-2014"},{"key":"ref23","article-title":"Verification of Singulated HBM2 Stacks with Die Level Handler, and Review of Wafer Level Sort Challenges","author":"liao","year":"2019"}],"event":{"name":"2020 IEEE 38th VLSI Test Symposium (VTS)","location":"San Diego, CA, USA","start":{"date-parts":[[2020,4,5]]},"end":{"date-parts":[[2020,4,8]]}},"container-title":["2020 IEEE 38th VLSI Test Symposium (VTS)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/9106465\/9107548\/09107636.pdf?arnumber=9107636","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2022,6,30]],"date-time":"2022-06-30T15:04:42Z","timestamp":1656601482000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/9107636\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2020,4]]},"references-count":24,"URL":"https:\/\/doi.org\/10.1109\/vts48691.2020.9107636","relation":{},"subject":[],"published":{"date-parts":[[2020,4]]}}}