{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,10,30]],"date-time":"2024-10-30T15:56:00Z","timestamp":1730303760526,"version":"3.28.0"},"reference-count":31,"publisher":"IEEE","license":[{"start":{"date-parts":[[2020,4,1]],"date-time":"2020-04-01T00:00:00Z","timestamp":1585699200000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"},{"start":{"date-parts":[[2020,4,1]],"date-time":"2020-04-01T00:00:00Z","timestamp":1585699200000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2020,4,1]],"date-time":"2020-04-01T00:00:00Z","timestamp":1585699200000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2020,4]]},"DOI":"10.1109\/vts48691.2020.9107642","type":"proceedings-article","created":{"date-parts":[[2020,6,4]],"date-time":"2020-06-04T20:30:31Z","timestamp":1591302631000},"page":"1-6","source":"Crossref","is-referenced-by-count":3,"title":["Switch Level Time Simulation of CMOS Circuits with Adaptive Voltage and Frequency Scaling"],"prefix":"10.1109","author":[{"given":"Eric","family":"Schneider","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Hans-Joachim","family":"Wunderlich","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref31","doi-asserted-by":"publisher","DOI":"10.1109\/ICM.2008.5393513"},{"key":"ref30","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2018.2802871"},{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/ETS.2011.51"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1145\/2717764.2717782"},{"journal-title":"Nangate open cell library","year":"2017","key":"ref12"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/4.52187"},{"key":"ref14","first-page":"85","article-title":"Logical Effort Model Extension with Temperature and Voltage Variations","author":"wu","year":"2008","journal-title":"14th International Workshop on Thermal Inveatigation of ICs and Systems"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1109\/DATE.2007.364426"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1016\/j.vlsi.2013.01.003"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1109\/VLSI.2008.92"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1109\/VTS.2019.8758662"},{"journal-title":"CMOS VLSI Design – A Circuit and Systems Perspecitive","year":"2011","author":"weste","key":"ref19"},{"key":"ref28","doi-asserted-by":"crossref","first-page":"34","DOI":"10.1109\/PROC.1983.12525","article-title":"circuit analysis, logic simulation, and design verification for vlsi","volume":"71","author":"ruehli","year":"1983","journal-title":"Proceedings of the IEEE"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.2007.373409"},{"journal-title":"Logical Effort Designing Fast CMOS Circuits","year":"1999","author":"sutherland","key":"ref27"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1145\/1941487.1941507"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/IRPS.2017.7936279"},{"key":"ref29","doi-asserted-by":"crossref","DOI":"10.1007\/978-0-387-84858-7","author":"hastie","year":"2009","journal-title":"The Elements of Statistical Learning"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1145\/2902961.2902997"},{"key":"ref8","first-page":"414","article-title":"Reliability Study on Technology Trends Beyond 20nm","author":"amat","year":"2013","journal-title":"Proc 20th Int’l Conf on Mixed Design of Integrated Circuits and Systems (MIXDES)"},{"journal-title":"Statistical Analysis and Optimization for VLSI Timing and Power","year":"2005","author":"srivastava","key":"ref7"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/IEDM.2005.1609253"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1145\/775832.775920"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/IMNC.2001.984030"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1109\/ASPDAC.2009.4796514"},{"key":"ref22","doi-asserted-by":"publisher","DOI":"10.1109\/TC.1984.1676408"},{"key":"ref21","doi-asserted-by":"publisher","DOI":"10.1145\/2463209.2488843"},{"key":"ref24","doi-asserted-by":"publisher","DOI":"10.1109\/ICCAD.2014.7001324"},{"key":"ref23","doi-asserted-by":"publisher","DOI":"10.1109\/ATS.2016.33"},{"key":"ref26","doi-asserted-by":"publisher","DOI":"10.1145\/378239.378488"},{"key":"ref25","doi-asserted-by":"publisher","DOI":"10.1109\/DAC.1996.545649"}],"event":{"name":"2020 IEEE 38th VLSI Test Symposium (VTS)","start":{"date-parts":[[2020,4,5]]},"location":"San Diego, CA, USA","end":{"date-parts":[[2020,4,8]]}},"container-title":["2020 IEEE 38th VLSI Test Symposium (VTS)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/9106465\/9107548\/09107642.pdf?arnumber=9107642","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2022,6,30]],"date-time":"2022-06-30T15:04:41Z","timestamp":1656601481000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/9107642\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2020,4]]},"references-count":31,"URL":"https:\/\/doi.org\/10.1109\/vts48691.2020.9107642","relation":{},"subject":[],"published":{"date-parts":[[2020,4]]}}}