{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,7,25]],"date-time":"2026-07-25T13:41:16Z","timestamp":1784986876421,"version":"3.55.0"},"reference-count":166,"publisher":"IEEE","license":[{"start":{"date-parts":[[2021,4,25]],"date-time":"2021-04-25T00:00:00Z","timestamp":1619308800000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"},{"start":{"date-parts":[[2021,4,25]],"date-time":"2021-04-25T00:00:00Z","timestamp":1619308800000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2021,4,25]],"date-time":"2021-04-25T00:00:00Z","timestamp":1619308800000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2021,4,25]]},"DOI":"10.1109\/vts50974.2021.9441051","type":"proceedings-article","created":{"date-parts":[[2021,5,31]],"date-time":"2021-05-31T21:36:38Z","timestamp":1622496998000},"page":"1-14","source":"Crossref","is-referenced-by-count":17,"title":["Special Session \u2013 Machine Learning in Test: A Survey of Analog, Digital, Memory, and RF Integrated Circuits"],"prefix":"10.1109","author":[{"given":"Soham","family":"Roy","sequence":"first","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Spencer K.","family":"Millican","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Vishwani D.","family":"Agrawal","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]}],"member":"263","reference":[{"key":"ref39","doi-asserted-by":"publisher","DOI":"10.1109\/MDT.2012.2205480"},{"key":"ref38","doi-asserted-by":"publisher","DOI":"10.1109\/ATS.2013.19"},{"key":"ref33","doi-asserted-by":"publisher","DOI":"10.1109\/TCSII.2001.913180"},{"key":"ref32","doi-asserted-by":"publisher","DOI":"10.1109\/82.913181"},{"key":"ref31","doi-asserted-by":"publisher","DOI":"10.1109\/TNN.2003.816370"},{"key":"ref30","doi-asserted-by":"publisher","DOI":"10.1016\/0925-2312(92)90014-G"},{"key":"ref37","doi-asserted-by":"publisher","DOI":"10.1109\/TEST.2014.7035353"},{"key":"ref36","first-page":"1","article-title":"Alternative safe test of hysteretic power converters","author":"wang","year":"2014","journal-title":"Proceedings IEEE VLSI Test Symposium (VTS)"},{"key":"ref35","doi-asserted-by":"publisher","DOI":"10.1109\/ATS.2013.63"},{"key":"ref34","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2015.2419617"},{"key":"ref28","doi-asserted-by":"publisher","DOI":"10.1109\/TCSII.2002.802282"},{"key":"ref27","doi-asserted-by":"publisher","DOI":"10.1109\/72.557695"},{"key":"ref29","doi-asserted-by":"publisher","DOI":"10.1162\/neco.1991.3.4.546"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1109\/ETS.2009.32"},{"key":"ref22","doi-asserted-by":"publisher","DOI":"10.1109\/TEST.2010.5699272"},{"key":"ref21","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2007.907232"},{"key":"ref24","doi-asserted-by":"publisher","DOI":"10.1109\/72.129418"},{"key":"ref23","doi-asserted-by":"publisher","DOI":"10.1109\/DATE.2009.5090931"},{"key":"ref101","doi-asserted-by":"publisher","DOI":"10.1109\/TC.1981.1675757"},{"key":"ref26","first-page":"191","article-title":"An electrically trainable artificial neural network (ETANN) with 10240 ’floating gate’ synapses","author":"tam","year":"1989","journal-title":"Proc International 1989 Joint Conference on Neural Networks"},{"key":"ref100","doi-asserted-by":"publisher","DOI":"10.1109\/PGEC.1967.264743"},{"key":"ref25","doi-asserted-by":"publisher","DOI":"10.1109\/TNN.2003.816369"},{"key":"ref50","first-page":"567","article-title":"Testdata volume optimization for diagnosis","author":"wang","year":"2012","journal-title":"Proc Design Automation Conference"},{"key":"ref51","doi-asserted-by":"publisher","DOI":"10.1109\/TEST.2018.8624884"},{"key":"ref154","doi-asserted-by":"publisher","DOI":"10.1007\/978-3-642-30223-7_87"},{"key":"ref153","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2015.2488495"},{"key":"ref156","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2016.2633348"},{"key":"ref155","first-page":"2790","article-title":"A novel hardware Trojan detection based on BP neural network","author":"li","year":"2016","journal-title":"Proc 2nd IEEE International Conference on Computer and Communications (ICCC)"},{"key":"ref150","first-page":"100","article-title":"Algorithm AS 136: A K-Means Clustering Algorithm","volume":"28","author":"hartigan","year":"1979","journal-title":"Journal of the Royal Statistical Society"},{"key":"ref152","doi-asserted-by":"publisher","DOI":"10.1109\/ISQED.2014.6783305"},{"key":"ref151","doi-asserted-by":"publisher","DOI":"10.1109\/TEST.2016.7805854"},{"key":"ref146","first-page":"965","article-title":"Post-deployment trust evaluation in wireless cryptographic ICs","author":"jin","year":"2012","journal-title":"Proc Design Automation & Test in Europe Conference & Exhibition (DATE)"},{"key":"ref147","first-page":"1137","article-title":"A Study of Cross-Validation and Bootstrap for Accuracy Estimation and Model Selection","author":"kohavi","year":"1995","journal-title":"Proceedings of the 14th International Joint Conference on Artificial Intelligence -Volume 2"},{"key":"ref148","doi-asserted-by":"publisher","DOI":"10.1088\/1742-6596\/787\/1\/012023"},{"key":"ref149","doi-asserted-by":"publisher","DOI":"10.1109\/DFT.2014.6962099"},{"key":"ref59","doi-asserted-by":"publisher","DOI":"10.1109\/ETS.2012.6233029"},{"key":"ref58","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2013.2287184"},{"key":"ref57","doi-asserted-by":"publisher","DOI":"10.1109\/TEST.2011.6139139"},{"key":"ref56","doi-asserted-by":"publisher","DOI":"10.1109\/TEST.2005.1583974"},{"key":"ref55","doi-asserted-by":"publisher","DOI":"10.1007\/978-94-011-7009-3"},{"key":"ref54","doi-asserted-by":"publisher","DOI":"10.1109\/TEST.2013.6651899"},{"key":"ref53","doi-asserted-by":"publisher","DOI":"10.1007\/s10836-014-5477-1"},{"key":"ref52","doi-asserted-by":"publisher","DOI":"10.1109\/ATS.2016.46"},{"key":"ref40","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2009.2020721"},{"key":"ref166","doi-asserted-by":"publisher","DOI":"10.1109\/MDAT.2020.2988657"},{"key":"ref165","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2020.2976734"},{"key":"ref164","doi-asserted-by":"publisher","DOI":"10.1007\/s10836-021-05925-5"},{"key":"ref163","doi-asserted-by":"publisher","DOI":"10.1162\/089976600300015565"},{"key":"ref162","first-page":"586","article-title":"Innovative Method of the Power Analysis","volume":"22","author":"martinasek","year":"2013","journal-title":"Radioengineering"},{"key":"ref161","doi-asserted-by":"publisher","DOI":"10.1002\/047084535X"},{"key":"ref160","doi-asserted-by":"publisher","DOI":"10.1109\/TIFS.2016.2613842"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1002\/widm.1360"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/ETS.2018.8400701"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2008.917578"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/TEST.2005.1584000"},{"key":"ref159","doi-asserted-by":"publisher","DOI":"10.1109\/TPAMI.2005.159"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1007\/s10836-005-3735-y"},{"key":"ref49","doi-asserted-by":"publisher","DOI":"10.1145\/3287624.3287692"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/4.991388"},{"key":"ref157","first-page":"921","article-title":"Breaking Cryptographic Implementations Using Deep Learning Techniques","volume":"2016","author":"maghrebi","year":"2016","journal-title":"IACR Cryptol ePrint Arch"},{"key":"ref158","doi-asserted-by":"publisher","DOI":"10.1007\/BF00058680"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1016\/j.mejo.2005.04.064"},{"key":"ref46","doi-asserted-by":"publisher","DOI":"10.1109\/TEST.2017.8242040"},{"key":"ref45","doi-asserted-by":"publisher","DOI":"10.1109\/TEST.2017.8242071"},{"key":"ref48","first-page":"41","author":"tipping","year":"2004","journal-title":"Bayesian Inference An Introduction to Principles and Practice in Machine Learning"},{"key":"ref47","doi-asserted-by":"publisher","DOI":"10.1109\/MDT.2008.83"},{"key":"ref42","doi-asserted-by":"publisher","DOI":"10.1109\/MDAT.2016.2590985"},{"key":"ref41","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2014.2360458"},{"key":"ref44","doi-asserted-by":"publisher","DOI":"10.1109\/IMTC.2010.5488012"},{"key":"ref43","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2012.2185931"},{"key":"ref127","doi-asserted-by":"publisher","DOI":"10.1147\/rd.243.0398"},{"key":"ref126","first-page":"213","author":"fuchs","year":"1989","journal-title":"Diagnosis and Repair of LargeMemories A Critical Review and Recent Results"},{"key":"ref125","article-title":"Unsupervised Learning in Test Generation for Digital Integrated Circuits","author":"roy","year":"2021","journal-title":"Proceedings of the IEEE European Test Symposium"},{"key":"ref124","article-title":"Training Neural Network for Machine Intelligence in Automatic Test Pattern Generator","author":"roy","year":"2021","journal-title":"Proceedings of 34th International Conference on VLSI Design & 20th International Conference on Embedded Systems"},{"key":"ref73","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2018.2878169"},{"key":"ref72","author":"bushnell","year":"2013","journal-title":"Essentials of Electronic Testing for Digital Memory and Mixed-Signal VLSI Circuits"},{"key":"ref129","doi-asserted-by":"publisher","DOI":"10.1109\/MDT.1985.294737"},{"key":"ref71","doi-asserted-by":"publisher","DOI":"10.1109\/VTS.2017.7928956"},{"key":"ref128","first-page":"49","article-title":"Testing Repairable RAMs and Mostly Good Memories","author":"evans","year":"1981","journal-title":"Proceedings International Test Conference"},{"key":"ref70","doi-asserted-by":"publisher","DOI":"10.1109\/TEST.2017.8242050"},{"key":"ref76","doi-asserted-by":"publisher","DOI":"10.1049\/ip-e.1981.0037"},{"key":"ref130","doi-asserted-by":"publisher","DOI":"10.1109\/12.73586"},{"key":"ref77","doi-asserted-by":"publisher","DOI":"10.1109\/TC.1983.1676183"},{"key":"ref74","first-page":"221","article-title":"On Testability Analysis of Combinational Circuits","author":"brglez","year":"1984","journal-title":"Proc Int Symp Circuits and Systems"},{"key":"ref75","doi-asserted-by":"publisher","DOI":"10.1109\/TCS.1979.1084687"},{"key":"ref133","doi-asserted-by":"publisher","DOI":"10.1109\/FTCS.1988.5341"},{"key":"ref134","doi-asserted-by":"crossref","first-page":"222","DOI":"10.1109\/TCAD.1987.1270266","article-title":"On the Repair of Redundant RAM’s","volume":"6","author":"wey","year":"1987","journal-title":"IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems"},{"key":"ref131","doi-asserted-by":"publisher","DOI":"10.1109\/MDT.1987.295111"},{"key":"ref78","doi-asserted-by":"publisher","DOI":"10.1049\/ip-e.1987.0019"},{"key":"ref132","doi-asserted-by":"publisher","DOI":"10.1109\/FTCS.1988.5342"},{"key":"ref79","doi-asserted-by":"publisher","DOI":"10.1109\/NATW49237.2020.9153082"},{"key":"ref136","author":"garey","year":"1990","journal-title":"Computers and Intractability A Guide to the Theory of NP-Completeness"},{"key":"ref135","doi-asserted-by":"publisher","DOI":"10.1109\/43.184849"},{"key":"ref138","doi-asserted-by":"publisher","DOI":"10.1109\/ETS.2019.8791529"},{"key":"ref137","doi-asserted-by":"crossref","first-page":"141","DOI":"10.1007\/BF00339943","article-title":"Neural” computation of decisions in optimization problems","volume":"52","author":"hopfield","year":"2004","journal-title":"Biological Cybernetics"},{"key":"ref60","doi-asserted-by":"publisher","DOI":"10.1109\/SFCS.1989.63487"},{"key":"ref139","first-page":"1157","article-title":"An Introduction to Variable and Feature Selection","volume":"3","author":"guyon","year":"2003","journal-title":"J Mach Learn Res"},{"key":"ref62","doi-asserted-by":"crossref","first-page":"723","DOI":"10.1109\/TCAD.2012.2234827","article-title":"Board-Level Functional Fault Diagnosis Using Artificial Neural Networks, SupportVector Machines, and Weighted-Majority Voting","volume":"32","author":"ye","year":"2013","journal-title":"IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems"},{"key":"ref61","doi-asserted-by":"publisher","DOI":"10.1109\/TEST.2013.6651918"},{"key":"ref63","doi-asserted-by":"publisher","DOI":"10.1109\/ASPDAC.2015.7059098"},{"key":"ref64","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2015.2481859"},{"key":"ref140","doi-asserted-by":"publisher","DOI":"10.1109\/5254.708428"},{"key":"ref65","doi-asserted-by":"publisher","DOI":"10.1109\/TEST.2004.1387327"},{"key":"ref141","doi-asserted-by":"publisher","DOI":"10.1007\/978-3-642-29912-4_18"},{"key":"ref66","author":"dillon","year":"1984","journal-title":"Multivariate Analysis Methods and Applications"},{"key":"ref142","doi-asserted-by":"publisher","DOI":"10.1007\/s13389-011-0023-x"},{"key":"ref67","first-page":"902","article-title":"Machine learning-based volume diagnosis","author":"wang","year":"2009","journal-title":"Proc Design Automation & Test in Europe Conference & Exhibition"},{"key":"ref143","doi-asserted-by":"publisher","DOI":"10.1109\/DFT.2012.6378191"},{"key":"ref68","doi-asserted-by":"publisher","DOI":"10.1109\/ETS.2007.11"},{"key":"ref144","doi-asserted-by":"publisher","DOI":"10.1109\/GCCE.2015.7398569"},{"key":"ref2","article-title":"High Performance Memory Testing","author":"adams","year":"2003","journal-title":"Frontiers in Electronic Testing Book Series"},{"key":"ref69","doi-asserted-by":"publisher","DOI":"10.1109\/ETS.2017.7968238"},{"key":"ref145","doi-asserted-by":"publisher","DOI":"10.1145\/2768566.2768568"},{"key":"ref1","author":"kelly","year":"2007","journal-title":"Advanced Production Testing of RF SoC and SiP Devices"},{"key":"ref109","author":"cheng","year":"1989","journal-title":"Unified Methods for Vlsi Simulation and Test Generation"},{"key":"ref95","first-page":"1","article-title":"Onchip voltage-droop prediction using support-vector machines","author":"ye","year":"2014","journal-title":"Proceedings IEEE VLSI Test Symposium (VTS)"},{"key":"ref108","doi-asserted-by":"publisher","DOI":"10.1145\/127601.127655"},{"key":"ref94","first-page":"xliv","article-title":"PowerAware Testing and Test Strategies for Low Power Devices","author":"gizopoulos","year":"2008","journal-title":"Proc Design Automation and Test in Europe"},{"key":"ref107","doi-asserted-by":"publisher","DOI":"10.1023\/A:1008207423859"},{"key":"ref93","first-page":"265","article-title":"On low-capture-power test generation for scan testing","author":"wen","year":"2005","journal-title":"Proc 23rd IEEE VLSI Test Symposium"},{"key":"ref106","doi-asserted-by":"publisher","DOI":"10.1109\/43.3140"},{"key":"ref92","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2013.2282281"},{"key":"ref105","doi-asserted-by":"publisher","DOI":"10.1109\/43.31539"},{"key":"ref91","doi-asserted-by":"publisher","DOI":"10.1109\/TEST.2006.297642"},{"key":"ref104","doi-asserted-by":"publisher","DOI":"10.1109\/FTCS.1988.5293"},{"key":"ref90","doi-asserted-by":"publisher","DOI":"10.1109\/DAC.1999.782118"},{"key":"ref103","doi-asserted-by":"publisher","DOI":"10.1145\/37888.37963"},{"key":"ref102","doi-asserted-by":"publisher","DOI":"10.1109\/TC.1983.1676174"},{"key":"ref111","doi-asserted-by":"publisher","DOI":"10.1145\/127601.127693"},{"key":"ref112","doi-asserted-by":"publisher","DOI":"10.1109\/43.238038"},{"key":"ref110","doi-asserted-by":"publisher","DOI":"10.1109\/TEST.1992.527905"},{"key":"ref98","author":"bishop","year":"2006","journal-title":"Pattern Recognition and Machine Learning"},{"key":"ref99","doi-asserted-by":"publisher","DOI":"10.1109\/TEST.1997.639635"},{"key":"ref96","doi-asserted-by":"publisher","DOI":"10.1049\/iet-cdt.2016.0032"},{"key":"ref97","doi-asserted-by":"publisher","DOI":"10.1109\/TEST.2005.1583989"},{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/ETS.2006.6"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/VTS.2007.7"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1016\/j.mejo.2006.08.003"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/TIM.2008.917196"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/ETSYM.2010.5512783"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1109\/MCOM.2003.1232241"},{"key":"ref118","doi-asserted-by":"publisher","DOI":"10.1109\/EURDAC.1995.527414"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1109\/MDT.2006.136"},{"key":"ref82","doi-asserted-by":"publisher","DOI":"10.1145\/3316781.3317838"},{"key":"ref117","doi-asserted-by":"publisher","DOI":"10.1109\/43.536723"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1109\/TEST.2006.297706"},{"key":"ref81","doi-asserted-by":"publisher","DOI":"10.1109\/VTS48691.2020.9107584"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1109\/TEST.2006.297705"},{"key":"ref84","doi-asserted-by":"publisher","DOI":"10.1109\/ATS47505.2019.000-7"},{"key":"ref119","doi-asserted-by":"publisher","DOI":"10.1109\/ICCAD.1997.643607"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2007.895531"},{"key":"ref83","doi-asserted-by":"publisher","DOI":"10.1109\/ISVLSI.2019.00054"},{"key":"ref114","doi-asserted-by":"publisher","DOI":"10.1109\/43.108614"},{"key":"ref113","doi-asserted-by":"publisher","DOI":"10.1109\/TEST.1989.82368"},{"key":"ref116","doi-asserted-by":"publisher","DOI":"10.1109\/ICCAD.1996.569607"},{"key":"ref80","doi-asserted-by":"crossref","first-page":"727","DOI":"10.1109\/T-C.1974.224021","article-title":"test point placement to simplify fault detection","volume":"c 23","author":"hayes","year":"1974","journal-title":"IEEE Transactions on Computers"},{"key":"ref115","author":"chakradhar","year":"1991","journal-title":"Neural network models and optimization methods for digital testing"},{"key":"ref120","doi-asserted-by":"publisher","DOI":"10.1007\/978-1-4615-3958-2"},{"key":"ref89","doi-asserted-by":"publisher","DOI":"10.1109\/DAC.1997.597223"},{"key":"ref121","first-page":"1","article-title":"WHAT HEURISTICS ARE BEST FOR PODEM?","author":"patel","year":"1985","journal-title":"Proc First International Workshop on VLSI Design"},{"key":"ref122","doi-asserted-by":"publisher","DOI":"10.1145\/318013.318101"},{"key":"ref123","article-title":"Machine Intelligence for Efficient Test Pattern Generation","author":"roy","year":"2020","journal-title":"Proceedings of the IEEE International Test Conference"},{"key":"ref85","doi-asserted-by":"publisher","DOI":"10.1109\/NATW.2019.8758727"},{"key":"ref86","doi-asserted-by":"publisher","DOI":"10.1007\/s10836-020-05859-4"},{"key":"ref87","doi-asserted-by":"publisher","DOI":"10.1109\/ICCAD.1996.569906"},{"key":"ref88","doi-asserted-by":"publisher","DOI":"10.1109\/MDT.2010.52"}],"event":{"name":"2021 IEEE 39th VLSI Test Symposium (VTS)","location":"San Diego, CA, USA","start":{"date-parts":[[2021,4,25]]},"end":{"date-parts":[[2021,4,28]]}},"container-title":["2021 IEEE 39th VLSI Test Symposium (VTS)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/9440994\/9440995\/09441051.pdf?arnumber=9441051","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2022,12,29]],"date-time":"2022-12-29T05:54:45Z","timestamp":1672293285000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/9441051\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2021,4,25]]},"references-count":166,"URL":"https:\/\/doi.org\/10.1109\/vts50974.2021.9441051","relation":{},"subject":[],"published":{"date-parts":[[2021,4,25]]}}}