{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,9,7]],"date-time":"2024-09-07T04:30:08Z","timestamp":1725683408424},"reference-count":29,"publisher":"IEEE","license":[{"start":{"date-parts":[[2022,4,25]],"date-time":"2022-04-25T00:00:00Z","timestamp":1650844800000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2022,4,25]],"date-time":"2022-04-25T00:00:00Z","timestamp":1650844800000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2022,4,25]]},"DOI":"10.1109\/vts52500.2021.9794219","type":"proceedings-article","created":{"date-parts":[[2022,6,15]],"date-time":"2022-06-15T20:19:24Z","timestamp":1655324364000},"page":"1-7","source":"Crossref","is-referenced-by-count":1,"title":["Exploiting post-silicon debug hardware to improve the fault coverage of Software Test Libraries"],"prefix":"10.1109","author":[{"given":"Riccardo","family":"Cantoro","sequence":"first","affiliation":[{"name":"Politecnico di Torino,Department of Computer and Control Engineering,Turin,Italy"}]},{"given":"Francesco","family":"Garau","sequence":"additional","affiliation":[{"name":"Politecnico di Torino,Department of Computer and Control Engineering,Turin,Italy"}]},{"given":"Riccardo","family":"Masante","sequence":"additional","affiliation":[{"name":"Politecnico di Torino,Department of Computer and Control Engineering,Turin,Italy"}]},{"given":"Sandro","family":"Sartoni","sequence":"additional","affiliation":[{"name":"Politecnico di Torino,Department of Computer and Control Engineering,Turin,Italy"}]},{"given":"Virendra","family":"Singh","sequence":"additional","affiliation":[{"name":"Indian Institute of Technology Bombay,Department of Electrical Engineering,Mumbai,India"}]},{"given":"Matteo Sonza","family":"Reorda","sequence":"additional","affiliation":[{"name":"Politecnico di Torino,Department of Computer and Control Engineering,Turin,Italy"}]}],"member":"263","reference":[{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/ITC44778.2020.9325260"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/DSD51259.2020.00105"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/MDT.2009.43"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/VTS48691.2020.9107628"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/DATE.2010.5457210"},{"journal-title":"Microcontroller self-test libraries","year":"0","key":"ref15"},{"journal-title":"Enabling Our Partnership to Bring Safer Solutions to the Market Faster","year":"0","key":"ref16"},{"journal-title":"16-bit CPU Self-Test Library User’s Guide","year":"2012","key":"ref17"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1016\/j.micpro.2016.09.002"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1109\/IOLTS52814.2021.9486711"},{"journal-title":"PULPino microcontroller system","year":"0","key":"ref28"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/VTS.2005.59"},{"key":"ref27","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2017.2657604"},{"key":"ref3","first-page":"1080","article-title":"Test program synthesis for path delay faults in microprocessor cores","author":"lai","year":"2000","journal-title":"IEEE International Test Conference (ITC)"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/VTS.2008.37"},{"journal-title":"Silvaco 45nm open cell library","year":"0","key":"ref29"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2006.886412"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/TC.2015.2498546"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/MTV.2008.9"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/MDT.2010.5"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/VLSID.2017.58"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/DAC.2006.229214"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1109\/DFT.2019.8875345"},{"key":"ref22","doi-asserted-by":"publisher","DOI":"10.23919\/MIXDES.2017.8005252"},{"key":"ref21","doi-asserted-by":"publisher","DOI":"10.1109\/LATW.2016.7483357"},{"key":"ref24","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2019.2958989"},{"key":"ref23","doi-asserted-by":"publisher","DOI":"10.1109\/SBCCI.2005.4286835"},{"key":"ref26","doi-asserted-by":"publisher","DOI":"10.1109\/TC.2016.2561920"},{"key":"ref25","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2012.2183399"}],"event":{"name":"2022 IEEE 40th VLSI Test Symposium (VTS)","start":{"date-parts":[[2022,4,25]]},"location":"San Diego, CA, USA","end":{"date-parts":[[2022,4,27]]}},"container-title":["2022 IEEE 40th VLSI Test Symposium (VTS)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/9793839\/9794139\/09794219.pdf?arnumber=9794219","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2022,7,11]],"date-time":"2022-07-11T20:04:35Z","timestamp":1657569875000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/9794219\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2022,4,25]]},"references-count":29,"URL":"https:\/\/doi.org\/10.1109\/vts52500.2021.9794219","relation":{},"subject":[],"published":{"date-parts":[[2022,4,25]]}}}