{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,7,11]],"date-time":"2025-07-11T10:12:06Z","timestamp":1752228726614},"reference-count":20,"publisher":"IEEE","license":[{"start":{"date-parts":[[2022,4,25]],"date-time":"2022-04-25T00:00:00Z","timestamp":1650844800000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2022,4,25]],"date-time":"2022-04-25T00:00:00Z","timestamp":1650844800000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2022,4,25]]},"DOI":"10.1109\/vts52500.2021.9794234","type":"proceedings-article","created":{"date-parts":[[2022,6,15]],"date-time":"2022-06-15T20:19:24Z","timestamp":1655324364000},"page":"1-7","source":"Crossref","is-referenced-by-count":6,"title":["Novel Technique for Manufacturing & In-system Testing of Large Scale SoC using Functional Protocol Based High-Speed I\/O"],"prefix":"10.1109","author":[{"given":"Amit","family":"Pandey","sequence":"first","affiliation":[{"name":"Amazon,Austin,USA"}]},{"given":"Brendan","family":"Tully","sequence":"additional","affiliation":[{"name":"Amazon,Austin,USA"}]},{"given":"Abhijeet","family":"Samudra","sequence":"additional","affiliation":[{"name":"Synopsys,Sunnyvale,California"}]},{"given":"Ajay","family":"Nagarandal","sequence":"additional","affiliation":[{"name":"Synopsys,Sunnyvale,California"}]},{"given":"Karthikeyan","family":"Natarajan","sequence":"additional","affiliation":[{"name":"Synopsys,Sunnyvale,USA"}]},{"given":"Rahul","family":"Singhal","sequence":"additional","affiliation":[{"name":"Synopsys,Sunnyvale,USA"}]}],"member":"263","reference":[{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/ETS50041.2021.9465415"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/IEEESTD.2017.7995164"},{"year":"0","key":"ref12","article-title":"Bandwidth Considerations for PCI Express 3.0 Designs"},{"year":"0","key":"ref13","article-title":"PCIe Specifications"},{"year":"0","key":"ref14","article-title":"PCI Express High Performance Reference Design – Protocol Overhead"},{"article-title":"AWS Inferentia Machine Learning Processor","year":"2018","author":"hamilton","key":"ref15"},{"year":"0","key":"ref16","article-title":"Amazon Web Services High-performance, low-cost ML infrastructure is accelerating innovation in the cloud. MIT Technology Review"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1109\/ETS.2015.7138767"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1109\/ETSYM.2010.5512772"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1109\/VTS.2008.55"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/TEST.2004.1387348"},{"key":"ref3","first-page":"1128","article-title":"Recursive Hierarchical DFT Methodology with Multi-Level Clock Control and Scan Pattern Retargeting","author":"dan trock","year":"2016","journal-title":"Design Automation Test in Europe Conference Exhibition (DATE)"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/ICCD.2005.119"},{"journal-title":"International Roadmap for Devices and Systems","first-page":"43","year":"2021","key":"ref5"},{"journal-title":"IEEE P1687 1 – Standard for the Application of Interfaces and Controllers to Access 1687 IJTAG Networks Embedded Within Semiconductor Devices","year":"0","key":"ref8"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/TEST.2018.8624738"},{"journal-title":"Accelerating ML Recommendation with over a Thousand RISC-V\/Tensor Processors on Esperanto’s ET-SoC-1 Chip","year":"2021","author":"ditzel","key":"ref2"},{"key":"ref1","first-page":"18","author":"you","year":"2018","journal-title":"White Paper on AI Chip Technologies"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/ETS50041.2021.9465438"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1109\/IRPS.2015.7112692"}],"event":{"name":"2022 IEEE 40th VLSI Test Symposium (VTS)","start":{"date-parts":[[2022,4,25]]},"location":"San Diego, CA, USA","end":{"date-parts":[[2022,4,27]]}},"container-title":["2022 IEEE 40th VLSI Test Symposium (VTS)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/9793839\/9794139\/09794234.pdf?arnumber=9794234","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2022,7,11]],"date-time":"2022-07-11T20:04:42Z","timestamp":1657569882000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/9794234\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2022,4,25]]},"references-count":20,"URL":"https:\/\/doi.org\/10.1109\/vts52500.2021.9794234","relation":{},"subject":[],"published":{"date-parts":[[2022,4,25]]}}}