{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,10,30]],"date-time":"2024-10-30T15:56:29Z","timestamp":1730303789728,"version":"3.28.0"},"reference-count":39,"publisher":"IEEE","license":[{"start":{"date-parts":[[2022,4,25]],"date-time":"2022-04-25T00:00:00Z","timestamp":1650844800000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2022,4,25]],"date-time":"2022-04-25T00:00:00Z","timestamp":1650844800000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2022,4,25]]},"DOI":"10.1109\/vts52500.2021.9794254","type":"proceedings-article","created":{"date-parts":[[2022,6,15]],"date-time":"2022-06-15T20:19:24Z","timestamp":1655324364000},"page":"1-7","source":"Crossref","is-referenced-by-count":2,"title":["Fault Modeling and Test Generation for Technology-Specific Defects of Skyrmion Logic Circuits"],"prefix":"10.1109","author":[{"given":"Ziqi","family":"Zhou","sequence":"first","affiliation":[{"name":"Auburn University,Department of Electrical and Computer Engineering,AL,USA"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Ujjwal","family":"Guin","sequence":"additional","affiliation":[{"name":"Auburn University,Department of Electrical and Computer Engineering,AL,USA"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Peng","family":"Li","sequence":"additional","affiliation":[{"name":"Auburn University,Department of Electrical and Computer Engineering,AL,USA"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Vishwani D.","family":"Agrawal","sequence":"additional","affiliation":[{"name":"Auburn University,Department of Electrical and Computer Engineering,AL,USA"}],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref39","first-page":"663","article-title":"A Neutral Netlist of 10 Combinational Benchmark Circuits and a Targeted Translator in FORTRAN, Special Session on ATPG and Fault Simulation","author":"brglez","year":"1985","journal-title":"Benchmark circuit netlists are available at"},{"journal-title":"Synopsys 32\/28nm Generic Library for Teaching IC Design","year":"0","key":"ref38"},{"key":"ref33","doi-asserted-by":"publisher","DOI":"10.1126\/science.1136629"},{"key":"ref32","doi-asserted-by":"publisher","DOI":"10.1038\/nmat1595"},{"article-title":"Antiferromagnetic skyrmion-based logic gates controlled by electric currents and fields","year":"2019","author":"liang","key":"ref31"},{"key":"ref30","doi-asserted-by":"publisher","DOI":"10.1103\/PhysRevB.92.134411"},{"journal-title":"DC Ultra Concurrent Timing Area Power and Test Optimization","year":"0","key":"ref37"},{"journal-title":"TestMAX ATPG Synopsys","year":"0","key":"ref36"},{"key":"ref35","doi-asserted-by":"publisher","DOI":"10.1063\/1.4899186"},{"key":"ref34","article-title":"Essentials of electronic testing for digital, memory and mixed-signal VLSI circuits","volume":"17","author":"bushnell","year":"2004","journal-title":"Springer Science & Business Media"},{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1038\/nature12502"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/MSPEC.2021.9475414"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/VTS50974.2021.9441054"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1038\/ncomms14619"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1016\/0029-5582(62)90775-7"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1038\/s41928-020-0385-0"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1021\/acs.nanolett.7b00649"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1038\/nphys4030"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1038\/s41467-019-13182-6"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1126\/science.aaa1442"},{"key":"ref28","article-title":"CamSkyGate: Camouflaged Skyrmion Gates for Protecting ICs","author":"zhang","year":"2022","journal-title":"Design Automation Conference (DAC)"},{"key":"ref4","first-page":"7","article-title":"Big Blue Gets Small > IBM&#x2019;s 2-nanometer Chip is World&#x2019;s First","author":"johnson","year":"2021","journal-title":"IEEE Spectrum"},{"key":"ref27","doi-asserted-by":"crossref","first-page":"7643","DOI":"10.1038\/srep07643","article-title":"Skyrmion-Skyrmion and Skyrmion-Edge Repulsions in Skyrmion-Based Racetrack Memory","volume":"5","author":"zhang","year":"2015","journal-title":"Scientific Reports"},{"key":"ref3","article-title":"Lithography and the Future of Moore&#x2019;s Law","volume":"2437","author":"moore","year":"1995","journal-title":"Proc SPIE"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/MSPEC.2020.9078456"},{"key":"ref29","doi-asserted-by":"publisher","DOI":"10.1038\/nnano.2008.406"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/MSPEC.2019.8784120"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1038\/nnano.2013.29"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/MSPEC.2020.8976901"},{"key":"ref2","first-page":"11","article-title":"progress in digital integrated electronics","author":"moore","year":"1975","journal-title":"1975 International Electron Devices Meeting"},{"key":"ref9","first-page":"1","article-title":"Magnetic Skyrmion Logic Gates: Conversion, Duplication and Merging of Skyrmions","volume":"5","author":"zhang","year":"2015","journal-title":"Scientific Reports"},{"key":"ref1","article-title":"Cramming More Components onto Integrated Circuits","volume":"38","author":"moore","year":"1965","journal-title":"Electronics"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1021\/acs.nanolett.5b05257"},{"key":"ref22","doi-asserted-by":"publisher","DOI":"10.1038\/nnano.2013.243"},{"key":"ref21","doi-asserted-by":"publisher","DOI":"10.1103\/PhysRevLett.107.136804"},{"key":"ref24","doi-asserted-by":"crossref","first-page":"112","DOI":"10.1038\/nphys4030","article-title":"Spin-Orbitronics: Skyrmion Hall Effect","volume":"13","author":"chen","year":"2017","journal-title":"Nature Physics"},{"key":"ref23","doi-asserted-by":"publisher","DOI":"10.1038\/nphys3883"},{"key":"ref26","doi-asserted-by":"publisher","DOI":"10.1038\/nnano.2013.176"},{"key":"ref25","doi-asserted-by":"publisher","DOI":"10.1038\/nphys4000"}],"event":{"name":"2022 IEEE 40th VLSI Test Symposium (VTS)","start":{"date-parts":[[2022,4,25]]},"location":"San Diego, CA, USA","end":{"date-parts":[[2022,4,27]]}},"container-title":["2022 IEEE 40th VLSI Test Symposium (VTS)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/9793839\/9794139\/09794254.pdf?arnumber=9794254","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2022,7,18]],"date-time":"2022-07-18T20:48:59Z","timestamp":1658177339000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/9794254\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2022,4,25]]},"references-count":39,"URL":"https:\/\/doi.org\/10.1109\/vts52500.2021.9794254","relation":{},"subject":[],"published":{"date-parts":[[2022,4,25]]}}}