{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,5,10]],"date-time":"2025-05-10T07:08:49Z","timestamp":1746860929681,"version":"3.28.0"},"reference-count":36,"publisher":"IEEE","license":[{"start":{"date-parts":[[2023,4,24]],"date-time":"2023-04-24T00:00:00Z","timestamp":1682294400000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2023,4,24]],"date-time":"2023-04-24T00:00:00Z","timestamp":1682294400000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2023,4,24]]},"DOI":"10.1109\/vts56346.2023.10140015","type":"proceedings-article","created":{"date-parts":[[2023,6,2]],"date-time":"2023-06-02T15:35:17Z","timestamp":1685720117000},"page":"1-7","source":"Crossref","is-referenced-by-count":2,"title":["Refreshing the JTAG Family"],"prefix":"10.1109","author":[{"given":"Michele","family":"Portolan","sequence":"first","affiliation":[{"name":"Univ Grenoble Alpes, CNRS,Grenoble INP, TIMA,Grenoble,France"}]},{"given":"Martin","family":"Keim","sequence":"additional","affiliation":[{"name":"Siemens Digital Industries Software,Wilsonville,OR"}]},{"given":"Jeff","family":"Rearick","sequence":"additional","affiliation":[{"name":"Advanced Micro Devices,Fort Collins,CO"}]},{"given":"Heiko","family":"Ehrenberg","sequence":"additional","affiliation":[{"name":"GOEPEL Electronics,Austin,TX"}]}],"member":"263","reference":[{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/ITC50671.2022.00084"},{"journal-title":"IEEE Std 1149 7-2022 - IEEE Standard for Reduced-Pin and Enhanced-Functionality Test Access Port and Boundary-Scan Architecture","year":"2022","key":"ref35"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/MC.2017.186"},{"journal-title":"IEEE Std 1149 10-2017 - IEEE Standard for High-Speed Test Access Port and On-Chip Distribution Architecture","year":"2017","key":"ref34"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1109\/TC.2017.2731338"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/MDAT.2013.2278542"},{"journal-title":"IEEE P2929 - Standard for System-level State Extraction for Functional Validation and Debug","year":"0","key":"ref36"},{"journal-title":"IEEE Std 1149 8 1-2012 - IEEE Standard for Boundary-Scan-Based Stimulus of Interconnections to Passive and\/or Active Components","year":"2012","key":"ref31"},{"journal-title":"IEEE Std 1149 6-2015 - IEEE Standard for Boundary-Scan Testing of Advanced Digital Networks","year":"2015","key":"ref30"},{"key":"ref11","doi-asserted-by":"crossref","first-page":"17","DOI":"10.1109\/MDAT.2022.3191016","article-title":"Affordable and Comprehensive Testing of 3-D Stacked Die Devices","volume":"39","author":"c\u00f4t\u00e9","year":"2022","journal-title":"IEEE Design & Test"},{"journal-title":"IEEE Std 1581-2011 - IEEE Standard for Static Component Interconnection Test Protocol and Architecture","year":"2011","key":"ref33"},{"journal-title":"IEEE 1838 - IEEE Standard for Test Access Architecture for Three-Dimensional Stacked Integrated Circuits","year":"2019","key":"ref10"},{"journal-title":"IEEE Std 1532-2002 - IEEE Standard for in-System Configuration of Programmable Devices","year":"2002","key":"ref32"},{"journal-title":"IEEE standard test access port and boundary-scan architecture IEEE Std 1149 1-2001","year":"2001","key":"ref2"},{"journal-title":"IEEE standard test access port and boundary - scan architecture IEEE Std 1149 1-1990","year":"1990","key":"ref1"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1109\/ATS.2014.28"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1109\/ETS.2016.7519294"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2017.2766146"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1109\/TEST.2015.7342408"},{"key":"ref24","doi-asserted-by":"publisher","DOI":"10.1109\/ITC50571.2021.00050"},{"key":"ref23","doi-asserted-by":"publisher","DOI":"10.1109\/iNIS.2016.024"},{"key":"ref26","doi-asserted-by":"publisher","DOI":"10.1109\/ITC44778.2020.9325251"},{"key":"ref25","first-page":"1","article-title":"A suite of IEEE 1687 benchmark networks","author":"t\u0161ertov","year":"2016","journal-title":"2016 IEEE International Test Conference (ITC)"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1109\/DTIS53253.2021.9505098"},{"key":"ref22","doi-asserted-by":"publisher","DOI":"10.1109\/ATS.2015.23"},{"key":"ref21","doi-asserted-by":"publisher","DOI":"10.1109\/TEST.2013.6651903"},{"key":"ref28","doi-asserted-by":"publisher","DOI":"10.1109\/ITC44778.2020.9325267"},{"key":"ref27","doi-asserted-by":"publisher","DOI":"10.1109\/ITC44778.2020.9325232"},{"journal-title":"IEEE Std 1149 4-2010 - IEEE Standard for a Mixed-Signal Test Bus","year":"2010","key":"ref29"},{"journal-title":"IEEE P1687 2 - Standard for Describing Analog Test Access and Control","year":"0","key":"ref8"},{"journal-title":"IEEE P1687 1 – Standard for the Application of Interfaces and Controllers to Access 1687 IJTAG Networks Embedded Within Semiconductor Devices","year":"0","key":"ref7"},{"journal-title":"IEEE P2654 - Standard for System Test Access Management (STAM) to Enable Use of Sub-System Test Capabilities at Higher Architectural Levels","year":"0","key":"ref9"},{"journal-title":"IEEE Std 1687-2014 - IEEE Standard for Access and Control of Instrumentation Embedded within a Semiconductor Device","year":"2014","key":"ref4"},{"journal-title":"IEEE Std 1149 1-2013 - IEEE Standard Test Access Port and Boundary-Scan Architecture","year":"2013","key":"ref3"},{"journal-title":"IEEE 1500-2022 - IEEE Standard Testability Method for Embedded Core-based Integrated Circuits","year":"2022","key":"ref6"},{"journal-title":"IEEE 1500-2005 - IEEE Standard Testability Method for Embedded Core-based Integrated Circuits","year":"2005","key":"ref5"}],"event":{"name":"2023 IEEE 41st VLSI Test Symposium (VTS)","start":{"date-parts":[[2023,4,24]]},"location":"San Diego, CA, USA","end":{"date-parts":[[2023,4,26]]}},"container-title":["2023 IEEE 41st VLSI Test Symposium (VTS)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/10139918\/10139926\/10140015.pdf?arnumber=10140015","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2023,6,26]],"date-time":"2023-06-26T13:53:58Z","timestamp":1687787638000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/10140015\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2023,4,24]]},"references-count":36,"URL":"https:\/\/doi.org\/10.1109\/vts56346.2023.10140015","relation":{},"subject":[],"published":{"date-parts":[[2023,4,24]]}}}