{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,2,21]],"date-time":"2025-02-21T01:37:50Z","timestamp":1740101870317,"version":"3.37.3"},"reference-count":5,"publisher":"IEEE","license":[{"start":{"date-parts":[[2023,4,24]],"date-time":"2023-04-24T00:00:00Z","timestamp":1682294400000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2023,4,24]],"date-time":"2023-04-24T00:00:00Z","timestamp":1682294400000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"funder":[{"DOI":"10.13039\/100007140","name":"Synopsys","doi-asserted-by":"publisher","id":[{"id":"10.13039\/100007140","id-type":"DOI","asserted-by":"publisher"}]}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2023,4,24]]},"DOI":"10.1109\/vts56346.2023.10140091","type":"proceedings-article","created":{"date-parts":[[2023,6,2]],"date-time":"2023-06-02T19:35:17Z","timestamp":1685734517000},"page":"1-4","source":"Crossref","is-referenced-by-count":0,"title":["Allocating Physically Aware Embedded Memory Test & Repair Processor using Floorplan Info at the RTL Design Level"],"prefix":"10.1109","author":[{"given":"Vinay","family":"Kumar","sequence":"first","affiliation":[{"name":"XFG Intel Corporation,San Jose,CA,USA"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Bhrugurajsinh","family":"Chudasama","sequence":"additional","affiliation":[{"name":"XFG Intel Corporation,San Jose,CA,USA"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Bin B W","family":"Wang","sequence":"additional","affiliation":[{"name":"XFG Intel Corporation,San Jose,CA,USA"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Manish","family":"Arora","sequence":"additional","affiliation":[{"name":"Synopsys,Burnaby,BC,Canada"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Bharath","family":"Shankaranarayanan","sequence":"additional","affiliation":[{"name":"Synopsys,Mountain View,CA,USA"}],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"journal-title":"SMS Planner tool","year":"0","key":"ref4"},{"key":"ref3","first-page":"110","article-title":"Voltage-Frequency Island Partitioning for GALS-based Networks-on-Chip","author":"ogras","year":"2007","journal-title":"Design Automation Conference"},{"journal-title":"TCL\/TK Reference","year":"0","key":"ref5"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1007\/978-1-4020-8363-1"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/ICCAD.2003.159762"}],"event":{"name":"2023 IEEE 41st VLSI Test Symposium (VTS)","start":{"date-parts":[[2023,4,24]]},"location":"San Diego, CA, USA","end":{"date-parts":[[2023,4,26]]}},"container-title":["2023 IEEE 41st VLSI Test Symposium (VTS)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/10139918\/10139926\/10140091.pdf?arnumber=10140091","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2023,6,19]],"date-time":"2023-06-19T17:49:31Z","timestamp":1687196971000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/10140091\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2023,4,24]]},"references-count":5,"URL":"https:\/\/doi.org\/10.1109\/vts56346.2023.10140091","relation":{},"subject":[],"published":{"date-parts":[[2023,4,24]]}}}