{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,12,30]],"date-time":"2025-12-30T08:48:29Z","timestamp":1767084509637},"reference-count":3,"publisher":"IEEE","license":[{"start":{"date-parts":[[2023,4,24]],"date-time":"2023-04-24T00:00:00Z","timestamp":1682294400000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2023,4,24]],"date-time":"2023-04-24T00:00:00Z","timestamp":1682294400000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2023,4,24]]},"DOI":"10.1109\/vts56346.2023.10140103","type":"proceedings-article","created":{"date-parts":[[2023,6,2]],"date-time":"2023-06-02T19:35:17Z","timestamp":1685734517000},"page":"1-1","source":"Crossref","is-referenced-by-count":1,"title":["IP Session on Chiplet: Design, Assembly, and Test"],"prefix":"10.1109","author":[{"given":"Bapi","family":"Vinnakota","sequence":"first","affiliation":[{"name":"Lawrence Berkely Labs,Berkeley,CA,USA"}]},{"given":"Jaber","family":"Derakhshandeh","sequence":"additional","affiliation":[{"name":"IMEC,Leuven,Belgium,3001"}]},{"given":"Eric","family":"Beyne","sequence":"additional","affiliation":[{"name":"IMEC,Leuven,Belgium,3001"}]},{"given":"Erik Jan","family":"Marinissen","sequence":"additional","affiliation":[{"name":"IMEC,Leuven,Belgium,3001"}]},{"given":"Sreejit","family":"Chakravarty","sequence":"additional","affiliation":[{"name":"San Jose,CA,USA"}]}],"member":"263","reference":[{"key":"ref3","article-title":"Low-Temperature Backside Damascene Processing on Temporary Carrier Wafer Targeting 7µm and 5µm Pitch Micro-Bumps for N Equal and Greater Than 2 Die-to-Wafer TCB Stacking","author":"derakhshandeh","year":"2022","journal-title":"IEEE Electronic Components and Technology Conference (ECTC)"},{"article-title":"A view on the 3D technology landscape; Design and technology options for 3D systems-on-chip","year":"0","author":"beyne","key":"ref2"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/IEDM13553.2020.9372023"}],"event":{"name":"2023 IEEE 41st VLSI Test Symposium (VTS)","start":{"date-parts":[[2023,4,24]]},"location":"San Diego, CA, USA","end":{"date-parts":[[2023,4,26]]}},"container-title":["2023 IEEE 41st VLSI Test Symposium (VTS)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/10139918\/10139926\/10140103.pdf?arnumber=10140103","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2023,6,5]],"date-time":"2023-06-05T15:35:09Z","timestamp":1685979309000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/10140103\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2023,4,24]]},"references-count":3,"URL":"https:\/\/doi.org\/10.1109\/vts56346.2023.10140103","relation":{},"subject":[],"published":{"date-parts":[[2023,4,24]]}}}