{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,5,20]],"date-time":"2026-05-20T16:37:54Z","timestamp":1779295074097,"version":"3.51.4"},"reference-count":16,"publisher":"IEEE","license":[{"start":{"date-parts":[[2023,4,24]],"date-time":"2023-04-24T00:00:00Z","timestamp":1682294400000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2023,4,24]],"date-time":"2023-04-24T00:00:00Z","timestamp":1682294400000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2023,4,24]]},"DOI":"10.1109\/vts56346.2023.10140110","type":"proceedings-article","created":{"date-parts":[[2023,6,2]],"date-time":"2023-06-02T19:35:17Z","timestamp":1685734517000},"page":"1-4","source":"Crossref","is-referenced-by-count":5,"title":["Overcoming Embedded Memory Test & Repair Challenges in the Gate-All-Around Era"],"prefix":"10.1109","author":[{"given":"Artur","family":"Ghukasyan","sequence":"first","affiliation":[{"name":"Synopsys,Yerevan,Armenia"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Grigor","family":"Tshagharyan","sequence":"additional","affiliation":[{"name":"Synopsys,Yerevan,Armenia"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Gurgen","family":"Harutyunyan","sequence":"additional","affiliation":[{"name":"Synopsys,Yerevan,Armenia"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Yervant","family":"Zorian","sequence":"additional","affiliation":[{"name":"Synopsys,Mountain View,CA,USA"}],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/VTS.2014.6818747"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/VTS.2015.7116276"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/TDMR.2015.2397032"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/TEST.2018.8624906"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2020.3001259"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/ETS.2019.8791517"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/JMW.2020.3033781"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/TED.2008.2005158"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/TNANO.2019.2896362"},{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/VLSIT.2018.8510618"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/IEDM.2009.5424364"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/LED.2004.825199"},{"key":"ref13","volume-title":"Process and Packaging: Intel 6 Pillars of Technology Innovation"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/TED.2015.2414924"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1109\/TED.2022.3154683"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1109\/TED.2008.2008012"}],"event":{"name":"2023 IEEE 41st VLSI Test Symposium (VTS)","location":"San Diego, CA, USA","start":{"date-parts":[[2023,4,24]]},"end":{"date-parts":[[2023,4,26]]}},"container-title":["2023 IEEE 41st VLSI Test Symposium (VTS)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/10139918\/10139926\/10140110.pdf?arnumber=10140110","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2024,1,12]],"date-time":"2024-01-12T01:06:00Z","timestamp":1705021560000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/10140110\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2023,4,24]]},"references-count":16,"URL":"https:\/\/doi.org\/10.1109\/vts56346.2023.10140110","relation":{},"subject":[],"published":{"date-parts":[[2023,4,24]]}}}