{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,3,11]],"date-time":"2026-03-11T16:35:34Z","timestamp":1773246934998,"version":"3.50.1"},"reference-count":22,"publisher":"IEEE","license":[{"start":{"date-parts":[[2024,4,22]],"date-time":"2024-04-22T00:00:00Z","timestamp":1713744000000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2024,4,22]],"date-time":"2024-04-22T00:00:00Z","timestamp":1713744000000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2024,4,22]]},"DOI":"10.1109\/vts60656.2024.10538770","type":"proceedings-article","created":{"date-parts":[[2024,5,29]],"date-time":"2024-05-29T17:24:14Z","timestamp":1717003454000},"page":"1-4","source":"Crossref","is-referenced-by-count":10,"title":["OpenROAD and CircuitOps: Infrastructure for ML EDA Research and Education"],"prefix":"10.1109","author":[{"given":"Vidya A.","family":"Chhabria","sequence":"first","affiliation":[{"name":"Arizona State University"}]},{"given":"Wenjing","family":"Jiang","sequence":"additional","affiliation":[{"name":"University of Minnesota"}]},{"given":"Andrew B.","family":"Kahng","sequence":"additional","affiliation":[{"name":"University of California,San Diego"}]},{"given":"Rongjian","family":"Liang","sequence":"additional","affiliation":[{"name":"NVIDIA Corporation"}]},{"given":"Haoxing","family":"Ren","sequence":"additional","affiliation":[{"name":"NVIDIA Corporation"}]},{"given":"Sachin S.","family":"Sapatnekar","sequence":"additional","affiliation":[{"name":"University of Minnesota"}]},{"given":"Bing-Yue","family":"Wu","sequence":"additional","affiliation":[{"name":"Arizona State University"}]}],"member":"263","reference":[{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1145\/3451179"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1007\/978-3-031-13074-8"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/mlcad55463.2022.9900078"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/ICCAD51958.2021.9643541"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2023.3287970"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/ICCAD51958.2021.9643566"},{"key":"ref7","volume-title":"VerilogGeneration","volume":"20"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/ISQED60706.2024.10528675"},{"key":"ref9","article-title":"EDA-schema: A Graph Data-model Schema and Open Dataset for Digital Design Automation","volume-title":"Proc. GLSVLSI","author":"Shrestha"},{"key":"ref10","article-title":"SLICE","year":"2024"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1145\/3394885.3431583"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.23919\/DATE51398.2021.9473914"},{"key":"ref13","article-title":"OpenROAD","year":"2022"},{"key":"ref14","doi-asserted-by":"crossref","DOI":"10.1109\/ICCAD57390.2023.10323611","article-title":"CircuitOps: An ML Infrastructure Enabling Generative AI for VLSI Circuit Optimization","volume-title":"Proc. ICCAD","author":"Liang"},{"key":"ref15","article-title":"CircuitOps","year":"2022"},{"key":"ref16","article-title":"ASP-DAC24-Tutorial","year":"2024"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1145\/3316781.3317857"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1145\/3626959"},{"key":"ref19","doi-asserted-by":"crossref","DOI":"10.1109\/ICCAD57390.2023.10323767","article-title":"2023 ICCAD CAD Contest Problem C: Static IR Drop Estimation Using Machine Learning","volume-title":"Proc. ICCAD","author":"Kadagala"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1109\/ICCAD.2005.1560093"},{"key":"ref21","article-title":"IR-Aware ECO Timing Optimization Using Reinforcement Learning","author":"Chhabria","year":"2024","journal-title":"arXiv preprint arXiv:2402.07781"},{"key":"ref22","doi-asserted-by":"publisher","DOI":"10.1109\/DAC18074.2021.9586138"}],"event":{"name":"2024 IEEE 42nd VLSI Test Symposium (VTS)","location":"Tempe, AZ, USA","start":{"date-parts":[[2024,4,22]]},"end":{"date-parts":[[2024,4,24]]}},"container-title":["2024 IEEE 42nd VLSI Test Symposium (VTS)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/10538470\/10538498\/10538770.pdf?arnumber=10538770","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2024,5,30]],"date-time":"2024-05-30T17:38:22Z","timestamp":1717090702000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/10538770\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2024,4,22]]},"references-count":22,"URL":"https:\/\/doi.org\/10.1109\/vts60656.2024.10538770","relation":{},"subject":[],"published":{"date-parts":[[2024,4,22]]}}}