{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,2,25]],"date-time":"2026-02-25T18:30:36Z","timestamp":1772044236066,"version":"3.50.1"},"reference-count":23,"publisher":"IEEE","license":[{"start":{"date-parts":[[2024,4,22]],"date-time":"2024-04-22T00:00:00Z","timestamp":1713744000000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2024,4,22]],"date-time":"2024-04-22T00:00:00Z","timestamp":1713744000000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2024,4,22]]},"DOI":"10.1109\/vts60656.2024.10538776","type":"proceedings-article","created":{"date-parts":[[2024,5,29]],"date-time":"2024-05-29T17:24:14Z","timestamp":1717003454000},"page":"1-11","source":"Crossref","is-referenced-by-count":9,"title":["IEEE Std P3405: New Standard-under-Development for Chiplet Interconnect Test and Repair"],"prefix":"10.1109","author":[{"given":"Erik Jan","family":"Marinissen","sequence":"first","affiliation":[{"name":"IMEC Kapeldreef 75,Leuven,Belgium,3001"}]},{"given":"Vineet","family":"Pancholi","sequence":"additional","affiliation":[{"name":"Amkor Technology, Inc. 2045, East Innovation Circle,Tempe,AZ,USA,85284"}]},{"given":"Po-Yao","family":"Chuang","sequence":"additional","affiliation":[{"name":"IMEC Kapeldreef 75,Leuven,Belgium,3001"}]},{"given":"Martin","family":"Keim","sequence":"additional","affiliation":[{"name":"Siemens EDA 8005 SW Boeckman Rd,Wilsonville,OR,USA,97070"}]}],"member":"263","reference":[{"issue":"8","key":"ref1","first-page":"114","article-title":"Cramming more components onto integrated circuits","volume":"38","author":"Moore","year":"1965","journal-title":"Electronics"},{"key":"ref2","volume-title":"Universal Chiplet Interconnect Express (UCIe) Specification Revision 1.1","year":"2023"},{"key":"ref3","volume-title":"Design and Analysis of Chiplet Interfaces for Heterogenous Systems","author":"Beyene","year":"2021"},{"key":"ref4","volume-title":"Heterogeneous Integration Roadmap 2019 Edition","year":"2019"},{"key":"ref5","volume-title":"High Bandwidth Memory (HBM) DRAM (JEDEC StandardJESD235A)","year":"2015"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/ieeestd.2020.9036129"},{"key":"ref7","volume-title":"Heterogeneous Integrated Product Testability Best-Known Methods (BKM) Revision 1.0","year":"2021"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/6.591665"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/tsm.2010.2096437"},{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/mdat.2023.3302809"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.3390\/electronics9040670"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1007\/s42514-022-00093-0"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/date.2012.6176689"},{"key":"ref14","volume-title":"Accelerating Innovation Through A Standard Chiplet Interface: The Advanced Interface Bus (AIB)","author":"Kehlet"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1109\/ets.2018.8400690"},{"key":"ref16","volume-title":"Protocol Buffers","year":"1999"},{"key":"ref17","article-title":"Designs, Lessons and Advice from Building Large Distributed Systems","volume-title":"3rd ACM SIGOPS International Workshop on Large Scale Distributed Systems and Middleware","author":"Dean"},{"key":"ref18","volume-title":"High Bandwidth Memory (HBM3) DRAM (JEDEC Standard JESD238A)","year":"2023"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1109\/VTS60656.2024.10538776"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1109\/ieeestd.2014.6974961"},{"key":"ref21","doi-asserted-by":"publisher","DOI":"10.1109\/ieeestd.2013.6515989"},{"key":"ref22","doi-asserted-by":"publisher","DOI":"10.1109\/ieeestd.2005.96465"},{"key":"ref23","doi-asserted-by":"publisher","DOI":"10.1109\/itc-asia58802.2023.10301169"}],"event":{"name":"2024 IEEE 42nd VLSI Test Symposium (VTS)","location":"Tempe, AZ, USA","start":{"date-parts":[[2024,4,22]]},"end":{"date-parts":[[2024,4,24]]}},"container-title":["2024 IEEE 42nd VLSI Test Symposium (VTS)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/10538470\/10538498\/10538776.pdf?arnumber=10538776","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2024,5,30]],"date-time":"2024-05-30T09:53:33Z","timestamp":1717062813000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/10538776\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2024,4,22]]},"references-count":23,"URL":"https:\/\/doi.org\/10.1109\/vts60656.2024.10538776","relation":{},"subject":[],"published":{"date-parts":[[2024,4,22]]}}}