{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,8,22]],"date-time":"2025-08-22T05:15:18Z","timestamp":1755839718991},"reference-count":9,"publisher":"IEEE","license":[{"start":{"date-parts":[[2024,4,22]],"date-time":"2024-04-22T00:00:00Z","timestamp":1713744000000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2024,4,22]],"date-time":"2024-04-22T00:00:00Z","timestamp":1713744000000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2024,4,22]]},"DOI":"10.1109\/vts60656.2024.10538856","type":"proceedings-article","created":{"date-parts":[[2024,5,29]],"date-time":"2024-05-29T17:24:14Z","timestamp":1717003454000},"page":"1-7","source":"Crossref","is-referenced-by-count":1,"title":["Characterization of 14nm CMOS Technology At Cryogenic Temperatures Using Dense Addressable Arrays"],"prefix":"10.1109","author":[{"given":"R.","family":"Robertazzi","sequence":"first","affiliation":[{"name":"IBM T.J. Watson Research Center"}]},{"given":"D.","family":"Frank","sequence":"additional","affiliation":[{"name":"IBM T.J. Watson Research Center"}]},{"given":"K.","family":"Tien","sequence":"additional","affiliation":[{"name":"IBM T.J. Watson Research Center"}]},{"given":"J.","family":"Timmerwilke","sequence":"additional","affiliation":[{"name":"IBM T.J. Watson Research Center"}]},{"given":"Peilin","family":"Song","sequence":"additional","affiliation":[{"name":"IBM T.J. Watson Research Center"}]},{"given":"Daniel","family":"Friedman","sequence":"additional","affiliation":[{"name":"IBM T.J. Watson Research Center"}]}],"member":"263","reference":[{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1103\/physreva.86.032324"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC42614.2022.9731706"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/IRPS.2015.7112772"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/esscirc53450.2021.9567747"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/JEDS.2018.2817458"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/JEDS.2020.2988730"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/TED.2018.2854701"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/LED.2019.2903111"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1063\/1.2679254"}],"event":{"name":"2024 IEEE 42nd VLSI Test Symposium (VTS)","start":{"date-parts":[[2024,4,22]]},"location":"Tempe, AZ, USA","end":{"date-parts":[[2024,4,24]]}},"container-title":["2024 IEEE 42nd VLSI Test Symposium (VTS)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/10538470\/10538498\/10538856.pdf?arnumber=10538856","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2024,5,30]],"date-time":"2024-05-30T11:27:52Z","timestamp":1717068472000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/10538856\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2024,4,22]]},"references-count":9,"URL":"https:\/\/doi.org\/10.1109\/vts60656.2024.10538856","relation":{},"subject":[],"published":{"date-parts":[[2024,4,22]]}}}