{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,3,28]],"date-time":"2026-03-28T08:48:12Z","timestamp":1774687692733,"version":"3.50.1"},"reference-count":48,"publisher":"IEEE","license":[{"start":{"date-parts":[[2024,4,22]],"date-time":"2024-04-22T00:00:00Z","timestamp":1713744000000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2024,4,22]],"date-time":"2024-04-22T00:00:00Z","timestamp":1713744000000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"funder":[{"DOI":"10.13039\/100000006","name":"Office of Naval Research","doi-asserted-by":"publisher","id":[{"id":"10.13039\/100000006","id-type":"DOI","asserted-by":"publisher"}]}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2024,4,22]]},"DOI":"10.1109\/vts60656.2024.10538871","type":"proceedings-article","created":{"date-parts":[[2024,5,29]],"date-time":"2024-05-29T17:24:14Z","timestamp":1717003454000},"page":"1-4","source":"Crossref","is-referenced-by-count":6,"title":["LLMs for Hardware Security: Boon or Bane?"],"prefix":"10.1109","author":[{"given":"Rahul","family":"Kande","sequence":"first","affiliation":[{"name":"Texas A&M University,USA"}]},{"given":"Vasudev","family":"Gohil","sequence":"additional","affiliation":[{"name":"Texas A&M University,USA"}]},{"given":"Matthew","family":"DeLorenzo","sequence":"additional","affiliation":[{"name":"Texas A&M University,USA"}]},{"given":"Chen","family":"Chen","sequence":"additional","affiliation":[{"name":"Texas A&M University,USA"}]},{"given":"Jeyavijayan","family":"Rajendran","sequence":"additional","affiliation":[{"name":"Texas A&M University,USA"}]}],"member":"263","reference":[{"issue":"3","key":"ref1","first-page":"13","article-title":"Constraint-Based Random Stimuli Generation for Hardware Verification","volume":"28","author":"Naveh","year":"2007","journal-title":"AI magazine"},{"key":"ref2","article-title":"Virtuosity: Read mode done right","author":"Whitman","year":"2017"},{"key":"ref3","article-title":"VC Formal","year":"2022"},{"key":"ref4","article-title":"Jasper RTL Apps","year":"2022"},{"key":"ref5","article-title":"Introduction to Formal Verification","author":"Kukimoto","year":"2011"},{"key":"ref6","first-page":"213","article-title":"Hardfails: Insights into Software-Exploitable Hardware Bugs","volume-title":"USENIX Security Symposium","author":"Dessouky"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/MDAT.2017.2735383"},{"key":"ref8","first-page":"3219","article-title":"TheHuzz: Instruction Fuzzing of Processors Using Golden-Reference Models for Finding Software-Exploitable Vulnerabilities","volume-title":"USENIX Security Symposium","author":"Kande"},{"key":"ref9","first-page":"1361","article-title":"HyPFuzz: Formal-Assisted Processor Fuzzing","volume-title":"USENIX Security Symposium","author":"Chen"},{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/SP40001.2021.00103"},{"key":"ref11","first-page":"1307","article-title":"{MorFuzz}: Fuzzing processor via runtime instruction morphing enhanced synchronizable co-simulation","volume-title":"32nd USENIX Security Symposium (USENIX Security 23)","author":"Xu"},{"key":"ref12","article-title":"Fuzzing Hardware Like Software","volume-title":"USENIX Security Symposium","author":"Trippel"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/ICCAD57390.2023.10323913"},{"key":"ref14","article-title":"Mabfuzz: Multi-armed bandit algorithms for fuzzing processors","author":"Gohil","year":"2023","journal-title":"arXiv preprint arXiv:2311.14594"},{"key":"ref15","article-title":"Whisperfuzz: White-box fuzzing for detecting and locating timing vulnerabilities in processors","author":"Borkar","year":"2024","journal-title":"arXiv preprint arXiv:2402.03704"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1109\/MSPEC.2008.4505310"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1109\/SP40000.2020.00057"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1145\/3544015"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1145\/3489517.3530518"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1109\/MWSCAS57524.2023.10406091"},{"key":"ref21","doi-asserted-by":"publisher","DOI":"10.1145\/3548606.3560690"},{"key":"ref22","doi-asserted-by":"publisher","DOI":"10.1109\/DAC56929.2023.10247953"},{"key":"ref23","article-title":"Attackgnn: Redteaming gnns in hardware security using reinforcement learning","author":"Gohil","year":"2024","journal-title":"arXiv preprint arXiv:2402.13946"},{"key":"ref24","article-title":"Large language models are state-of-the-art evaluators of translation quality","author":"Kocmi","year":"2023"},{"key":"ref25","article-title":"Sentiment analysis in the era of large language models: A reality check","author":"Zhang","year":"2023"},{"key":"ref26","doi-asserted-by":"publisher","DOI":"10.1109\/ICSE-FoSE59343.2023.00008"},{"key":"ref27","article-title":"Llm for soc security: A paradigm shift","author":"Saha","year":"2023","journal-title":"arXiv preprint arXiv:2310.06046"},{"key":"ref28","article-title":"Rtlcoder: Outperforming gpt-3.5 in design rtl generation with our open-source dataset and lightweight solution","author":"Liu","year":"2023","journal-title":"arXiv preprint arXiv:2312.08617"},{"key":"ref29","article-title":"Llm4eda: Emerging progress in large language models for electronic design automation","author":"Zhong","year":"2023","journal-title":"arXiv preprint arXiv:2401.12224"},{"key":"ref30","doi-asserted-by":"publisher","DOI":"10.1109\/sp46215.2023.10179324"},{"key":"ref31","article-title":"Make every move count: Llm-based high-quality rtl code generation using mcts","author":"DeLorenzo","year":"2024","journal-title":"arXiv preprint arXiv:2402.03289"},{"key":"ref32","article-title":"Improving large language model hardware generating quality through post-llm search","author":"Chang"},{"key":"ref33","article-title":"Unleash the Power of AI at Synopsys","year":"2024"},{"key":"ref34","doi-asserted-by":"publisher","DOI":"10.1145\/3639476.3639762"},{"key":"ref35","doi-asserted-by":"publisher","DOI":"10.1109\/AsianHOST59942.2023.10409307"},{"key":"ref36","article-title":"Can large language models identify and reason about security vulnerabilities? not yet","author":"Ullah","year":"2023"},{"key":"ref37","article-title":"Specllm: Exploring generation and review of vlsi design specification with large language model","author":"Li","year":"2024"},{"key":"ref38","article-title":"Augmenting greybox fuzzing with generative ai","author":"Hu","year":"2023"},{"key":"ref39","doi-asserted-by":"publisher","DOI":"10.1145\/3510578"},{"key":"ref40","article-title":"Divas: An llm-based end-to-end framework for soc security analysis and policy-based protection","author":"Paria","year":"2023","journal-title":"arXiv preprint arXiv:2308.06932"},{"key":"ref41","article-title":"Llm-assisted generation of hardware assertions","author":"Kande","year":"2023","journal-title":"arXiv preprint arXiv:2306.14027"},{"key":"ref42","article-title":"Using llms to facilitate formal verification of rtl","author":"Orenes-Vera","year":"2023","journal-title":"arXiv e-prints"},{"key":"ref43","article-title":"Assertllm: Generating and evaluating hardware verification assertions from design specifications via multi-llms","author":"Fang","year":"2024","journal-title":"arXiv preprint arXiv:2402.00386"},{"key":"ref44","doi-asserted-by":"crossref","article-title":"Llm-guided formal verification coupled with mutation testing","author":"Hassan","DOI":"10.23919\/DATE58400.2024.10546729"},{"key":"ref45","article-title":"Hardware Design CWEs","year":"2019"},{"key":"ref46","doi-asserted-by":"crossref","DOI":"10.1016\/j.engappai.2024.109291","article-title":"Enhanced automated code vulnerability repair using large language models","author":"de Fitero-Dominguez","year":"2024"},{"key":"ref47","first-page":"2633","article-title":"Extracting training data from large language models","volume-title":"30th USENIX Security Symposium (USENIX Security 21)","author":"Carlini"},{"key":"ref48","article-title":"From text to mitre techniques: Exploring the malicious use of large language models for generating cyber attack payloads","author":"Charan","year":"2023"}],"event":{"name":"2024 IEEE 42nd VLSI Test Symposium (VTS)","location":"Tempe, AZ, USA","start":{"date-parts":[[2024,4,22]]},"end":{"date-parts":[[2024,4,24]]}},"container-title":["2024 IEEE 42nd VLSI Test Symposium (VTS)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/10538470\/10538498\/10538871.pdf?arnumber=10538871","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2024,11,20]],"date-time":"2024-11-20T17:11:47Z","timestamp":1732122707000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/10538871\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2024,4,22]]},"references-count":48,"URL":"https:\/\/doi.org\/10.1109\/vts60656.2024.10538871","relation":{},"subject":[],"published":{"date-parts":[[2024,4,22]]}}}