{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,7,10]],"date-time":"2026-07-10T16:25:10Z","timestamp":1783700710977,"version":"3.55.0"},"reference-count":33,"publisher":"IEEE","license":[{"start":{"date-parts":[[2025,4,28]],"date-time":"2025-04-28T00:00:00Z","timestamp":1745798400000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2025,4,28]],"date-time":"2025-04-28T00:00:00Z","timestamp":1745798400000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2025,4,28]]},"DOI":"10.1109\/vts65138.2025.11022781","type":"proceedings-article","created":{"date-parts":[[2025,6,10]],"date-time":"2025-06-10T17:48:39Z","timestamp":1749577719000},"page":"1-5","source":"Crossref","is-referenced-by-count":8,"title":["Towards Automated Verification of IP and COTS: Leveraging LLMs in Pre- and Post-Silicon Stages"],"prefix":"10.1109","author":[{"given":"Sudipta","family":"Paria","sequence":"first","affiliation":[{"name":"University of Florida,Department of Electrical and Computer Engineering,Gainesville,FL,USA,32611"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Aritra","family":"Dasgupta","sequence":"additional","affiliation":[{"name":"University of Florida,Department of Electrical and Computer Engineering,Gainesville,FL,USA,32611"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Swarup","family":"Bhunia","sequence":"additional","affiliation":[{"name":"University of Florida,Department of Electrical and Computer Engineering,Gainesville,FL,USA,32611"}],"role":[{"vocabulary":"crossref","role":"author"}]}],"member":"263","reference":[{"key":"ref1","volume-title":"Hardware Security: A Hands-on Learning Approach","author":"Bhunia","year":"2018"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1145\/307988.307989"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1145\/3510578"},{"key":"ref4","first-page":"3237","article-title":"Fuzzing hardware like software","volume-title":"31st USENIX Security Symposium (USENIX Security 22)","author":"Trippel"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1145\/3649476.3658697"},{"key":"ref6","article-title":"Hypfuzz: formal-assisted processor fuzzing","volume-title":"Proceedings of the 32nd USENIX Conference on Security Symposium","author":"Chen"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1145\/3386263.3407654"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2022.3197389"},{"key":"ref9","first-page":"97","article-title":"Hardware trojan resistant computation using heterogeneous cots processors","volume-title":"Proceedings of the Thirty-Sixth Australasian Computer Science Conference - Volume 135","author":"Beaumont"},{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1145\/3526241.3530328"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/ICCBSS.2007.45"},{"key":"ref12","article-title":"Commercial-Off-The-Shelf (COTS) Hardware and Software for Train Control Applications: System Safety Considerations","volume-title":"Tech. Rep.","year":"2003"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1145\/3649476.3660393"},{"key":"ref14","first-page":"1","article-title":"Hardware IP Protection against Confidentiality Attacks and Evolving Role of CAD Tool (Invited Paper)","volume-title":"2022 IEEE\/ACM International Conference On Computer Aided Design (ICCAD)","author":"Bhunia"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1109\/vts60656.2024.10538589"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1109\/TIFS.2024.3372809"},{"key":"ref17","article-title":"Unlocking Hardware Security Assurance: The Potential of LLMs","author":"Meng","year":"2023"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1109\/LAD62341.2024.10691792"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.23919\/DATE58400.2024.10546729"},{"key":"ref20","article-title":"LLM for SoC Security: A Paradigm Shift","author":"Saha","year":"2023"},{"key":"ref21","article-title":"Using LLMs to Facilitate Formal Verification of RTL","author":"Orenes-Vera","year":"2023"},{"key":"ref22","article-title":"DIVAS: An LLM-based End-to-End Framework for SoC Security Analysis and Policy-based Protection","author":"Paria","year":"2023"},{"key":"ref23","doi-asserted-by":"publisher","DOI":"10.1109\/LES.2024.3447691"},{"key":"ref24","doi-asserted-by":"crossref","DOI":"10.1109\/ISVLSI61997.2024.00130","article-title":"ChIRAAG: ChatGPT Informed Rapid and Automated Assertion Generation","author":"Mali","year":"2024"},{"key":"ref25","doi-asserted-by":"crossref","DOI":"10.1109\/ITCIndia62949.2024.10651860","article-title":"Laag-rv: Llm assisted assertion generation for rtl design verification","author":"Maddala","year":"2024"},{"key":"ref26","article-title":"FVEval: Understanding Language Model Capabilities in Formal Verification of Digital Hardware","author":"Kang","year":"2024"},{"key":"ref27","doi-asserted-by":"publisher","DOI":"10.1109\/MLCAD62225.2024.10740198"},{"key":"ref28","article-title":"The MITRE Corporation (MITRE), CWE VIEW: Hardware Design","year":"2019"},{"key":"ref29","doi-asserted-by":"publisher","DOI":"10.1109\/DAC18074.2021.9586118"},{"key":"ref30","doi-asserted-by":"publisher","DOI":"10.1109\/HOST55342.2024.10545407"},{"key":"ref31","article-title":"Llm4dv: Using large language models for hardware test stimuli generation","author":"Zhang","year":"2023"},{"key":"ref32","doi-asserted-by":"publisher","DOI":"10.23919\/DATE58400.2024.10546707"},{"key":"ref33","doi-asserted-by":"publisher","DOI":"10.1109\/ICCD63220.2024.00066"}],"event":{"name":"2025 IEEE 43rd VLSI Test Symposium (VTS)","location":"Tempe, AZ, USA","start":{"date-parts":[[2025,4,28]]},"end":{"date-parts":[[2025,4,30]]}},"container-title":["2025 IEEE 43rd VLSI Test Symposium (VTS)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx8\/11022705\/11022774\/11022781.pdf?arnumber=11022781","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,6,11]],"date-time":"2025-06-11T05:11:33Z","timestamp":1749618693000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/11022781\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2025,4,28]]},"references-count":33,"URL":"https:\/\/doi.org\/10.1109\/vts65138.2025.11022781","relation":{},"subject":[],"published":{"date-parts":[[2025,4,28]]}}}