{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,6,19]],"date-time":"2026-06-19T16:15:44Z","timestamp":1781885744936,"version":"3.54.5"},"reference-count":18,"publisher":"IEEE","license":[{"start":{"date-parts":[[2025,4,28]],"date-time":"2025-04-28T00:00:00Z","timestamp":1745798400000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2025,4,28]],"date-time":"2025-04-28T00:00:00Z","timestamp":1745798400000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"funder":[{"DOI":"10.13039\/100000028","name":"Semiconductor Research Corporation","doi-asserted-by":"publisher","id":[{"id":"10.13039\/100000028","id-type":"DOI","asserted-by":"publisher"}]}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2025,4,28]]},"DOI":"10.1109\/vts65138.2025.11022838","type":"proceedings-article","created":{"date-parts":[[2025,6,10]],"date-time":"2025-06-10T17:48:39Z","timestamp":1749577719000},"page":"1-7","source":"Crossref","is-referenced-by-count":3,"title":["High-Accuracy, Cost-Effective Built-In Self-Test Approach for High-Resolution Data Converters"],"prefix":"10.1109","author":[{"given":"Emmanuel Nti","family":"Darko","sequence":"first","affiliation":[{"name":"Iowa State University,Department of Electrical and Computer Engineering,IA,USA"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Saeid","family":"Karimpour","sequence":"additional","affiliation":[{"name":"Iowa State University,Department of Electrical and Computer Engineering,IA,USA"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Degang","family":"Chen","sequence":"additional","affiliation":[{"name":"Iowa State University,Department of Electrical and Computer Engineering,IA,USA"}],"role":[{"vocabulary":"crossref","role":"author"}]}],"member":"263","reference":[{"key":"ref1","article-title":"20-bit DAC and Accurate Precision Voltage Source","volume-title":"Analog Dialogue","author":"Devices","year":"2021"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/iscas.2015.7168812"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/9780470544266"},{"key":"ref4","doi-asserted-by":"crossref","first-page":"301","DOI":"10.1007\/978-3-319-98116-1","volume-title":"Post-Silicon Validation and Debug","author":"Mishra","year":"2019"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/tcsi.2021.3067180"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1016\/c2013-0-01156-5"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/ieeestd.2023.10285677"},{"key":"ref8","first-page":"1","year":"2011","journal-title":"IEEE Standard for Terminology and Test Methods for Analog-to-Digital Converters, IEEE Std 1241-2010 (Revision of IEEE Std 1241-2000)"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/test.1993.470621"},{"key":"ref10","first-page":"495","article-title":"Ramp testing of ADC transition levels using finite resolution ramps","volume-title":"Proceedings International Test Conference 2001 (Cat. No.01CH37260)","author":"Max"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/tcsi.2017.2775632"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/I2MTC.2018.8409877"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/date.2000.840041"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/i2mtc.2018.8409605"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1109\/mdat.2024.3365958"},{"key":"ref16","volume-title":"An Introduction to Mixed-Signal IC Test and Measurement","author":"Burns","year":"2000"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1109\/MWSCAS57524.2023.10406079"},{"issue":"1","key":"ref18","article-title":"Low-Cost Direct Digital Synthesis-Based On-Chip Waveform Generation for Analog\/Mixed Signal BIST Applications","volume-title":"Metrology","volume":"5","author":"Darko","year":"2025"}],"event":{"name":"2025 IEEE 43rd VLSI Test Symposium (VTS)","location":"Tempe, AZ, USA","start":{"date-parts":[[2025,4,28]]},"end":{"date-parts":[[2025,4,30]]}},"container-title":["2025 IEEE 43rd VLSI Test Symposium (VTS)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx8\/11022705\/11022774\/11022838.pdf?arnumber=11022838","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,6,11]],"date-time":"2025-06-11T05:31:30Z","timestamp":1749619890000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/11022838\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2025,4,28]]},"references-count":18,"URL":"https:\/\/doi.org\/10.1109\/vts65138.2025.11022838","relation":{},"subject":[],"published":{"date-parts":[[2025,4,28]]}}}