{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,1,7]],"date-time":"2026-01-07T08:09:30Z","timestamp":1767773370835,"version":"3.41.0"},"reference-count":19,"publisher":"IEEE","license":[{"start":{"date-parts":[[2025,4,28]],"date-time":"2025-04-28T00:00:00Z","timestamp":1745798400000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2025,4,28]],"date-time":"2025-04-28T00:00:00Z","timestamp":1745798400000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2025,4,28]]},"DOI":"10.1109\/vts65138.2025.11022850","type":"proceedings-article","created":{"date-parts":[[2025,6,10]],"date-time":"2025-06-10T17:48:39Z","timestamp":1749577719000},"page":"1-7","source":"Crossref","is-referenced-by-count":1,"title":["Garblet: Multi-party Computation for Protecting Chiplet-based Systems"],"prefix":"10.1109","author":[{"given":"Mohammad","family":"Hashemi","sequence":"first","affiliation":[{"name":"Worcester Polytechnic Institute,Worcester,MA,USA"}]},{"given":"Shahin","family":"Tajik","sequence":"additional","affiliation":[{"name":"Worcester Polytechnic Institute,Worcester,MA,USA"}]},{"given":"Fatemeh","family":"Ganji","sequence":"additional","affiliation":[{"name":"Worcester Polytechnic Institute,Worcester,MA,USA"}]}],"member":"263","reference":[{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1145\/2382196.2382279"},{"key":"ref2","article-title":"Garbled neural networks are practical","author":"Ball","year":"2019","journal-title":"Cryptology ePrint Archive"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1007\/978-3-319-10879-7_12"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1145\/2976749.2978347"},{"key":"ref5","article-title":"Exploring the PS-PL AXI interfaces on Zynq UltraScale+ MPSoC"},{"key":"ref6","article-title":"A proof of yao\u2019s protocol for secure two-party computation. eccc report tr04-063","author":"Lindell","year":"2004","journal-title":"Electronic Colloquium on Computational Complexity (ECCC)"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/SP.2019.00028"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1145\/62212.62215"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1007\/978-3-031-54776-8_13"},{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/FCCM.2019.00045"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/TSE.1983.234958"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1214\/aos\/1176348543"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/SP.2015.32"},{"key":"ref14","article-title":"Zynq UltraScale+ MPSoC PS-PL Interface"},{"key":"ref15","article-title":"Zynq UltraScale+ MPSoC Documentation"},{"key":"ref16","article-title":"Vivado2022.1"},{"key":"ref17","article-title":"Vivits2022.1"},{"key":"ref18","article-title":"Zynq UltraScale+ MPSoC APIs and AXI Communication"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1007\/978-3-031-22829-2_13"}],"event":{"name":"2025 IEEE 43rd VLSI Test Symposium (VTS)","start":{"date-parts":[[2025,4,28]]},"location":"Tempe, AZ, USA","end":{"date-parts":[[2025,4,30]]}},"container-title":["2025 IEEE 43rd VLSI Test Symposium (VTS)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx8\/11022705\/11022774\/11022850.pdf?arnumber=11022850","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,6,11]],"date-time":"2025-06-11T05:38:48Z","timestamp":1749620328000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/11022850\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2025,4,28]]},"references-count":19,"URL":"https:\/\/doi.org\/10.1109\/vts65138.2025.11022850","relation":{},"subject":[],"published":{"date-parts":[[2025,4,28]]}}}