{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,6,12]],"date-time":"2025-06-12T04:06:06Z","timestamp":1749701166124,"version":"3.41.0"},"reference-count":40,"publisher":"IEEE","license":[{"start":{"date-parts":[[2025,4,28]],"date-time":"2025-04-28T00:00:00Z","timestamp":1745798400000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2025,4,28]],"date-time":"2025-04-28T00:00:00Z","timestamp":1745798400000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2025,4,28]]},"DOI":"10.1109\/vts65138.2025.11022851","type":"proceedings-article","created":{"date-parts":[[2025,6,10]],"date-time":"2025-06-10T17:48:39Z","timestamp":1749577719000},"page":"1-5","source":"Crossref","is-referenced-by-count":0,"title":["GLLaMoR: Graph-based Logic Locking by Large Language Models for Enhanced Robustness"],"prefix":"10.1109","author":[{"given":"Akashdeep","family":"Saha","sequence":"first","affiliation":[{"name":"New York University,Center for Cyber Security,Abu Dhabi,UAE"}]},{"given":"Prithwish","family":"Basu Roy","sequence":"additional","affiliation":[{"name":"New York University Tandon School of Engineering,Department of Electrical and Computer Engineering"}]},{"given":"Johann","family":"Knechtel","sequence":"additional","affiliation":[{"name":"New York University,Center for Cyber Security,Abu Dhabi,UAE"}]},{"given":"Ramesh","family":"Karri","sequence":"additional","affiliation":[{"name":"New York University,Center for Cyber Security,Abu Dhabi,UAE"}]},{"given":"Ozgur","family":"Sinanoglu","sequence":"additional","affiliation":[{"name":"New York University,Center for Cyber Security,Abu Dhabi,UAE"}]},{"given":"Lilas","family":"Alrahis","sequence":"additional","affiliation":[{"name":"Khalifa University,Department of Computer and Information Engineering,Abu Dhabi,UAE"}]}],"member":"263","reference":[{"article-title":"How to build a $20 billion semiconductor fab","year":"2024","author":"Nenni","key":"ref1"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/MC.2024.3407288"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1007\/s10836-019-05800-4"},{"year":"2021","key":"ref4","article-title":"Ip commission 2021 review"},{"key":"ref5","article-title":"Security metrics: One problem, many dimensions","volume-title":"Logic Locking: A Practical Approach to Secure Hardware","author":"Sisejkovic","year":"2022"},{"article-title":"Graphllm: Boosting graph reasoning ability of large language model","year":"2023","author":"Chai","key":"ref6"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/ISVLSI61997.2024.00076"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/DATE.2008.4484823"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/HST.2015.7140252"},{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2018.2801220"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.46586\/tches.v2020.i1.175-202"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1145\/3133956.3133985"},{"key":"ref13","first-page":"1","article-title":"Full-lock: Hard distributions of sat instances for obfuscating circuits using fully configurable logic and routing blocks","volume-title":"Proceedings of the 56th Annual Design Automation Conference 2019","author":"Kamali"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/DAC18072.2020.9218600"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1109\/TETC.2017.2740364"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1109\/ISCAS.2019.8702704"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1109\/TIFS.2020.2968183"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1109\/TIFS.2021.3096028"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1145\/3431389"},{"key":"ref20","first-page":"83","article-title":"Graph neural networks: A powerful and versatile tool for advancing design, reliability, and security of ics","volume-title":"Proceedings of the 28th Asia and South Pacific Design Automation Conference","author":"Alrahis"},{"key":"ref21","doi-asserted-by":"publisher","DOI":"10.23919\/DATE51398.2021.9474039"},{"key":"ref22","doi-asserted-by":"publisher","DOI":"10.1109\/TETC.2021.3108487"},{"key":"ref23","doi-asserted-by":"publisher","DOI":"10.23919\/DATE54114.2022.9774603"},{"key":"ref24","doi-asserted-by":"publisher","DOI":"10.1109\/TIFS.2022.3218429"},{"key":"ref25","doi-asserted-by":"publisher","DOI":"10.1109\/ICCAD51958.2021.9643476"},{"key":"ref26","doi-asserted-by":"publisher","DOI":"10.1109\/TCSII.2021.3113035"},{"key":"ref27","doi-asserted-by":"publisher","DOI":"10.1109\/AsianHOST47458.2019.9006720"},{"key":"ref28","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2021.3089555"},{"key":"ref29","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2021.3100275"},{"key":"ref30","doi-asserted-by":"publisher","DOI":"10.1109\/DAC56929.2023.10247822"},{"key":"ref31","doi-asserted-by":"publisher","DOI":"10.1109\/MLCAD58807.2023.10299874"},{"key":"ref32","doi-asserted-by":"publisher","DOI":"10.1145\/3643681"},{"key":"ref33","doi-asserted-by":"publisher","DOI":"10.1109\/TSE.2023.3334955"},{"key":"ref34","doi-asserted-by":"publisher","DOI":"10.1109\/ASP-DAC58780.2024.10473904"},{"article-title":"Autochip: Automating hdl generation using LLM feedback","year":"2023","author":"Thakur","key":"ref35"},{"key":"ref36","doi-asserted-by":"publisher","DOI":"10.1109\/ACCESS.2024.3427369"},{"key":"ref37","doi-asserted-by":"publisher","DOI":"10.1109\/DCAS61159.2024.10539877"},{"key":"ref38","doi-asserted-by":"publisher","DOI":"10.1007\/978-3-031-61486-6_11"},{"article-title":"Unlocking hardware security assurance: The potential of LLMs","year":"2023","author":"Meng","key":"ref39"},{"key":"ref40","first-page":"Paper 2025\/433","article-title":"MIDAS: an end-to-end CAD framework for automating combinational logic locking","volume-title":"Cryptology ePrint Archive","author":"Saha","year":"2025"}],"event":{"name":"2025 IEEE 43rd VLSI Test Symposium (VTS)","start":{"date-parts":[[2025,4,28]]},"location":"Tempe, AZ, USA","end":{"date-parts":[[2025,4,30]]}},"container-title":["2025 IEEE 43rd VLSI Test Symposium (VTS)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx8\/11022705\/11022774\/11022851.pdf?arnumber=11022851","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,6,11]],"date-time":"2025-06-11T05:13:43Z","timestamp":1749618823000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/11022851\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2025,4,28]]},"references-count":40,"URL":"https:\/\/doi.org\/10.1109\/vts65138.2025.11022851","relation":{},"subject":[],"published":{"date-parts":[[2025,4,28]]}}}