{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,11,4]],"date-time":"2025-11-04T11:18:12Z","timestamp":1762255092804,"version":"3.41.0"},"reference-count":29,"publisher":"IEEE","license":[{"start":{"date-parts":[[2025,4,28]],"date-time":"2025-04-28T00:00:00Z","timestamp":1745798400000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2025,4,28]],"date-time":"2025-04-28T00:00:00Z","timestamp":1745798400000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2025,4,28]]},"DOI":"10.1109\/vts65138.2025.11022916","type":"proceedings-article","created":{"date-parts":[[2025,6,10]],"date-time":"2025-06-10T17:48:39Z","timestamp":1749577719000},"page":"1-7","source":"Crossref","is-referenced-by-count":1,"title":["CHEF: CHaracterizing Elusive Logic Circuit Failures"],"prefix":"10.1109","author":[{"given":"Ruben","family":"Purdy","sequence":"first","affiliation":[{"name":"Carnegie Mellon University,Electrical and Computer Engineering Department,Pittsburgh,Pennsylvania"}]},{"given":"Chris","family":"Nigh","sequence":"additional","affiliation":[{"name":"Carnegie Mellon University,Electrical and Computer Engineering Department,Pittsburgh,Pennsylvania"}]},{"given":"Wei","family":"Li","sequence":"additional","affiliation":[{"name":"Carnegie Mellon University,Electrical and Computer Engineering Department,Pittsburgh,Pennsylvania"}]},{"given":"R. D. Shawn","family":"Blanton","sequence":"additional","affiliation":[{"name":"Carnegie Mellon University,Electrical and Computer Engineering Department,Pittsburgh,Pennsylvania"}]}],"member":"263","reference":[{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1007\/978-1-4615-4919-2"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/TEST.1990.114104"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/TEST.1995.529877"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/TEST.1998.743310"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/TEST.2001.966644"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/TEST.2002.1041767"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/TEST.2002.1041766"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/TEST.2006.297627"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/DDECS.2008.4538798"},{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/TEST.1990.114000"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/ICCAD.1991.185229"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/EDTC.1995.470385"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/TEST.2010.5699237"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/ICVD.2003.1183128"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1109\/ISCAS.2004.1329502"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1109\/DATE.2006.243797"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2007.8361586"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1109\/TEST.2000.894285"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1109\/TEST.2006.297647"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1109\/ITC50671.2022.00083"},{"key":"ref21","doi-asserted-by":"publisher","DOI":"10.1109\/TEST.2000.894222"},{"key":"ref22","doi-asserted-by":"publisher","DOI":"10.1109\/ETS61313.2024.10567760"},{"key":"ref23","doi-asserted-by":"publisher","DOI":"10.1109\/ICCD.1997.628897"},{"key":"ref24","doi-asserted-by":"publisher","DOI":"10.1109\/MTV.2003.1250264"},{"key":"ref25","doi-asserted-by":"publisher","DOI":"10.1007\/3-540-48153-2_13"},{"key":"ref26","doi-asserted-by":"publisher","DOI":"10.1109\/54.902819"},{"article-title":"A Comparison of Logic Minimization Strategies using ESPRESSO: An APL Program Package for Partitioned Logic Minimization","volume-title":"IEEE International Symposium on Circuits and Systems","author":"Brayton","key":"ref27"},{"key":"ref28","doi-asserted-by":"publisher","DOI":"10.1109\/TEST.1995.529895"},{"key":"ref29","doi-asserted-by":"publisher","DOI":"10.1109\/RELPHY.2001.922878"}],"event":{"name":"2025 IEEE 43rd VLSI Test Symposium (VTS)","start":{"date-parts":[[2025,4,28]]},"location":"Tempe, AZ, USA","end":{"date-parts":[[2025,4,30]]}},"container-title":["2025 IEEE 43rd VLSI Test Symposium (VTS)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx8\/11022705\/11022774\/11022916.pdf?arnumber=11022916","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,6,11]],"date-time":"2025-06-11T05:31:23Z","timestamp":1749619883000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/11022916\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2025,4,28]]},"references-count":29,"URL":"https:\/\/doi.org\/10.1109\/vts65138.2025.11022916","relation":{},"subject":[],"published":{"date-parts":[[2025,4,28]]}}}