{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,7,10]],"date-time":"2026-07-10T16:25:11Z","timestamp":1783700711531,"version":"3.55.0"},"reference-count":27,"publisher":"IEEE","license":[{"start":{"date-parts":[[2025,4,28]],"date-time":"2025-04-28T00:00:00Z","timestamp":1745798400000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2025,4,28]],"date-time":"2025-04-28T00:00:00Z","timestamp":1745798400000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"funder":[{"DOI":"10.13039\/100002418","name":"Intel Corporation","doi-asserted-by":"publisher","id":[{"id":"10.13039\/100002418","id-type":"DOI","asserted-by":"publisher"}]}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2025,4,28]]},"DOI":"10.1109\/vts65138.2025.11022927","type":"proceedings-article","created":{"date-parts":[[2025,6,10]],"date-time":"2025-06-10T17:48:39Z","timestamp":1749577719000},"page":"1-7","source":"Crossref","is-referenced-by-count":4,"title":["CLIP: A Structural Approach to Cut Points Matching for Logic Equivalence Checking"],"prefix":"10.1109","author":[{"given":"Dinesh Reddy","family":"Ankireddy","sequence":"first","affiliation":[{"name":"University of Florida,Department of Electrical and Computer Engineering,Gainesville,USA,FL 32608"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Sudipta","family":"Paria","sequence":"additional","affiliation":[{"name":"University of Florida,Department of Electrical and Computer Engineering,Gainesville,USA,FL 32608"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Aritra","family":"Dasgupta","sequence":"additional","affiliation":[{"name":"University of Florida,Department of Electrical and Computer Engineering,Gainesville,USA,FL 32608"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Sandip","family":"Ray","sequence":"additional","affiliation":[{"name":"University of Florida,Department of Electrical and Computer Engineering,Gainesville,USA,FL 32608"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Swarup","family":"Bhunia","sequence":"additional","affiliation":[{"name":"University of Florida,Department of Electrical and Computer Engineering,Gainesville,USA,FL 32608"}],"role":[{"vocabulary":"crossref","role":"author"}]}],"member":"263","reference":[{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/ICCAD.1993.580110"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/DAC.1997.597155"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/DAC.1996.545651"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/DAC.1999.781333"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/ICCAD.2004.1382542"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1007\/3-540-45657-0_19"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2004.841068"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/ICCAD.2004.1382631"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1007\/978-3-540-45069-6_1"},{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1007\/978-3-540-45069-6_2"},{"key":"ref11","volume-title":"Cadence : Logic Equivalence Checking (LEC)"},{"key":"ref12","volume-title":"Synopsys: Formality Equivalence Checking"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/DATE.2008.4484823"},{"key":"ref14","first-page":"1601","volume-title":"Provably-Secure Logic Locking: From Theory To Practice.","author":"Yasin","year":"2017"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2009.2028166"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2023.3307027"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1109\/ISVLSI.2018.00080"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.23919\/DATE56975.2023.10137322"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1109\/PAINE62042.2024.10792848"},{"key":"ref20","volume-title":"ISCAS Benchmarks","author":"Sabrishami"},{"key":"ref21","article-title":"PoliTo ITC99 (I99T)","author":"Polito"},{"key":"ref22","article-title":"The EPFL Combinational Benchmark Suite"},{"key":"ref23","article-title":"CEP: Common Evaluation Platform"},{"key":"ref24","doi-asserted-by":"publisher","DOI":"10.1145\/2228360.2228377"},{"key":"ref25","doi-asserted-by":"publisher","DOI":"10.1109\/TIFS.2021.3096028"},{"key":"ref26","article-title":"Library-Attack: Reverse Engineering Approach for Evaluating Hardware IP Protection","author":"Dasgupta","year":"2025"},{"key":"ref27","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2021.3110807"}],"event":{"name":"2025 IEEE 43rd VLSI Test Symposium (VTS)","location":"Tempe, AZ, USA","start":{"date-parts":[[2025,4,28]]},"end":{"date-parts":[[2025,4,30]]}},"container-title":["2025 IEEE 43rd VLSI Test Symposium (VTS)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx8\/11022705\/11022774\/11022927.pdf?arnumber=11022927","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,6,11]],"date-time":"2025-06-11T05:27:49Z","timestamp":1749619669000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/11022927\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2025,4,28]]},"references-count":27,"URL":"https:\/\/doi.org\/10.1109\/vts65138.2025.11022927","relation":{},"subject":[],"published":{"date-parts":[[2025,4,28]]}}}