{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,6,19]],"date-time":"2026-06-19T15:50:22Z","timestamp":1781884222704,"version":"3.54.5"},"reference-count":16,"publisher":"IEEE","license":[{"start":{"date-parts":[[2025,4,28]],"date-time":"2025-04-28T00:00:00Z","timestamp":1745798400000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2025,4,28]],"date-time":"2025-04-28T00:00:00Z","timestamp":1745798400000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"funder":[{"DOI":"10.13039\/100000001","name":"National Science Foundation","doi-asserted-by":"publisher","id":[{"id":"10.13039\/100000001","id-type":"DOI","asserted-by":"publisher"}]}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2025,4,28]]},"DOI":"10.1109\/vts65138.2025.11022932","type":"proceedings-article","created":{"date-parts":[[2025,6,10]],"date-time":"2025-06-10T17:48:39Z","timestamp":1749577719000},"page":"1-5","source":"Crossref","is-referenced-by-count":8,"title":["Special Session: ThreatLens: LLM-guided Threat Modeling and Test Plan Generation for Hardware Security Verification"],"prefix":"10.1109","author":[{"given":"Dipayan","family":"Saha","sequence":"first","affiliation":[{"name":"University of Florida,Department of Electrical and Computer Engineering,Gainesville,FL,USA"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Hasan","family":"Al Shaikh","sequence":"additional","affiliation":[{"name":"University of Florida,Department of Electrical and Computer Engineering,Gainesville,FL,USA"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Shams","family":"Tarek","sequence":"additional","affiliation":[{"name":"University of Florida,Department of Electrical and Computer Engineering,Gainesville,FL,USA"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Farimah","family":"Farahmandi","sequence":"additional","affiliation":[{"name":"University of Florida,Department of Electrical and Computer Engineering,Gainesville,FL,USA"}],"role":[{"vocabulary":"crossref","role":"author"}]}],"member":"263","reference":[{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1007\/978-3-319-00816-5"},{"key":"ref2","article-title":"Hardware trojan attacks: Threat analysis and countermeasures paper is a survey of the state-of-the-art trojan attacks, modeling","author":"Bhunia","year":"2014"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/ISVLSI59464.2023.10238612"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/ACCESS.2024.3427369"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/HOST55342.2024.10545393"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1145\/3649476.3660378"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1145\/3649329.3656255"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/TIFS.2024.3372809"},{"key":"ref10","article-title":"SoCureLLM: An LLM-driven approach for large-scale system-on-chip security verification and policy generation","volume-title":"Cryptology ePrint Archive, Paper 2024\/983","author":"Tarek","year":"2024"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1145\/3699598"},{"key":"ref12","volume-title":"The neorv32 soc","year":"2024"},{"key":"ref13","article-title":"The faiss library","author":"Douze","year":"2024"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/MDAT.2020.3024151"},{"key":"ref15","first-page":"579","article-title":"Sharpen: Soc security verification by hardware penetration test","volume-title":"Proceedings of the 28th Asia and South Pacific Design Automation Conference","author":"Al-Shaikh"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.23919\/DATE58400.2024.10546726"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1109\/ICCAD57390.2023.10323913"}],"event":{"name":"2025 IEEE 43rd VLSI Test Symposium (VTS)","location":"Tempe, AZ, USA","start":{"date-parts":[[2025,4,28]]},"end":{"date-parts":[[2025,4,30]]}},"container-title":["2025 IEEE 43rd VLSI Test Symposium (VTS)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx8\/11022705\/11022774\/11022932.pdf?arnumber=11022932","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,6,11]],"date-time":"2025-06-11T05:18:32Z","timestamp":1749619112000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/11022932\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2025,4,28]]},"references-count":16,"URL":"https:\/\/doi.org\/10.1109\/vts65138.2025.11022932","relation":{},"subject":[],"published":{"date-parts":[[2025,4,28]]}}}