{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,2,19]],"date-time":"2026-02-19T02:14:38Z","timestamp":1771467278240,"version":"3.50.1"},"reference-count":27,"publisher":"IEEE","license":[{"start":{"date-parts":[[2025,4,28]],"date-time":"2025-04-28T00:00:00Z","timestamp":1745798400000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2025,4,28]],"date-time":"2025-04-28T00:00:00Z","timestamp":1745798400000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"funder":[{"DOI":"10.13039\/100000028","name":"Semiconductor Research Corporation","doi-asserted-by":"publisher","id":[{"id":"10.13039\/100000028","id-type":"DOI","asserted-by":"publisher"}]}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2025,4,28]]},"DOI":"10.1109\/vts65138.2025.11022957","type":"proceedings-article","created":{"date-parts":[[2025,6,10]],"date-time":"2025-06-10T17:48:39Z","timestamp":1749577719000},"page":"1-7","source":"Crossref","is-referenced-by-count":1,"title":["Defect Severity Analysis for Analog Circuits Using Zoom Search and Hierarchical Fault Simulation"],"prefix":"10.1109","author":[{"given":"Mehmet","family":"Onder","sequence":"first","affiliation":[{"name":"Arizona State University,Department of ECEE,Tempe,AZ"}]},{"given":"Lakshmanan","family":"Balasubramanian","sequence":"additional","affiliation":[{"name":"Texas Instruments,Bengaluru,India"}]},{"given":"Rubin","family":"Parekhji","sequence":"additional","affiliation":[{"name":"Texas Instruments,Bengaluru,India"}]},{"given":"Suriyaprakash","family":"Natarajan","sequence":"additional","affiliation":[{"name":"Design Engineering Group Intel Corporation Santa,Clara,CA"}]},{"given":"Sule","family":"Ozev","sequence":"additional","affiliation":[{"name":"Arizona State University,Department of ECEE,Tempe,AZ"}]}],"member":"263","reference":[{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/SMACD.2019.8795222"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/ETS48528.2020.9131581"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2016.2616159"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/ITC44170.2019.9000141"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/ETS61313.2024.10567425"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/MWSCAS60917.2024.10658865"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1016\/j.aeue.2017.01.002"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/TMTT.2019.2914106"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/MDT.1985.294793"},{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/TEST.2011.6139127"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/ICCAD.2010.5654165"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.7873\/DATE.2013.125"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2008.917578"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1145\/3299874.3317976"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1109\/IMS3TW.2009.5158688"},{"key":"ref16","article-title":"Tessent defectsim","author":"EDA","year":"2024"},{"key":"ref17","article-title":"Primesim custom fault","year":"2024"},{"key":"ref18","article-title":"Xcelium fault simulator training","year":"2024"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1109\/TEST.2016.7805831"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2023.3298698"},{"key":"ref21","doi-asserted-by":"publisher","DOI":"10.1109\/TEST.2014.7035281"},{"key":"ref22","doi-asserted-by":"publisher","DOI":"10.1109\/MDT.2002.1033788"},{"key":"ref23","doi-asserted-by":"publisher","DOI":"10.1145\/1629911.1630098"},{"key":"ref24","doi-asserted-by":"publisher","DOI":"10.1109\/ITCIndia202255192.2022.9854517"},{"key":"ref25","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2015.2506547"},{"key":"ref26","doi-asserted-by":"publisher","DOI":"10.1109\/TEST.2015.7342414"},{"key":"ref27","doi-asserted-by":"publisher","DOI":"10.1109\/ITC50671.2022.00051"}],"event":{"name":"2025 IEEE 43rd VLSI Test Symposium (VTS)","location":"Tempe, AZ, USA","start":{"date-parts":[[2025,4,28]]},"end":{"date-parts":[[2025,4,30]]}},"container-title":["2025 IEEE 43rd VLSI Test Symposium (VTS)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx8\/11022705\/11022774\/11022957.pdf?arnumber=11022957","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,6,11]],"date-time":"2025-06-11T05:38:55Z","timestamp":1749620335000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/11022957\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2025,4,28]]},"references-count":27,"URL":"https:\/\/doi.org\/10.1109\/vts65138.2025.11022957","relation":{},"subject":[],"published":{"date-parts":[[2025,4,28]]}}}