{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,6,19]],"date-time":"2026-06-19T05:52:49Z","timestamp":1781848369159,"version":"3.54.5"},"reference-count":107,"publisher":"IEEE","license":[{"start":{"date-parts":[[2026,4,27]],"date-time":"2026-04-27T00:00:00Z","timestamp":1777248000000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2026,4,27]],"date-time":"2026-04-27T00:00:00Z","timestamp":1777248000000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"funder":[{"DOI":"10.13039\/100000001","name":"National Science Foundation","doi-asserted-by":"publisher","id":[{"id":"10.13039\/100000001","id-type":"DOI","asserted-by":"publisher"}]}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2026,4,27]]},"DOI":"10.1109\/vts69484.2026.11563216","type":"proceedings-article","created":{"date-parts":[[2026,6,18]],"date-time":"2026-06-18T20:06:49Z","timestamp":1781813209000},"page":"1-7","source":"Crossref","is-referenced-by-count":0,"title":["AI-Assisted Hardware Security Verification: A Survey and AI Accelerator Case Study"],"prefix":"10.1109","author":[{"given":"Khan Thamid","family":"Hasan","sequence":"first","affiliation":[{"name":"University of Florida,Department of Electrical and Computer Engineering,Gainesville,FL,USA"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Md Ajoad","family":"Hasan","sequence":"additional","affiliation":[{"name":"University of Florida,Department of Electrical and Computer Engineering,Gainesville,FL,USA"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Nashmin","family":"Alam","sequence":"additional","affiliation":[{"name":"University of Florida,Department of Electrical and Computer Engineering,Gainesville,FL,USA"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Md. Touhidul","family":"Islam","sequence":"additional","affiliation":[{"name":"University of Florida,Department of Electrical and Computer Engineering,Gainesville,FL,USA"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Upoma","family":"Das","sequence":"additional","affiliation":[{"name":"University of Florida,Department of Electrical and Computer Engineering,Gainesville,FL,USA"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Farimah","family":"Farahmandi","sequence":"additional","affiliation":[{"name":"University of Florida,Department of Electrical and Computer Engineering,Gainesville,FL,USA"}],"role":[{"vocabulary":"crossref","role":"author"}]}],"member":"263","reference":[{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/MDT.2010.7"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/JPROC.2014.2334493"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1007\/3-540-48405-1_25"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1007\/978-0-387-38162-6"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/DAC.2018.8465773"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2011.2120970"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1145\/1508284.1508258"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/DATE.2012.6176634"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/HST.2015.7140252"},{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1007\/b117406"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/ieeestd.2011.5944940"},{"key":"ref12","article-title":"IEEE 1800.2 for UVM approved as an IEEE standard","year":"2017","journal-title":"Accellera"},{"key":"ref14","volume-title":"A Practical Guide for SystemVerilog Assertions","author":"Vijayaraghavan","year":"2005"},{"key":"ref15","article-title":"A testing methodology for side-channel resistance validation","volume-title":"NIST, Tech. Rep.","author":"Goodwill","year":"2011"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1007\/978-3-662-48324-4_25"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1016\/j.sysarc.2021.102163"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1109\/MCAS.2024.3509376"},{"key":"ref19","first-page":"515","article-title":"CSI NN: Reverse engineering of neural network architectures through electromagnetic side channel","author":"Batina","year":"2019","journal-title":"USENIX Security"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1109\/ICFPT59805.2023.00026"},{"key":"ref21","article-title":"Barracuda: Edge gpus do leak dnn weights","volume-title":"Proceedings of the 34th USENIX Security Symposium (USENIX Security \u201825).","author":"Horvath"},{"key":"ref22","doi-asserted-by":"publisher","DOI":"10.1002\/aisy.202300313"},{"key":"ref23","doi-asserted-by":"publisher","DOI":"10.1145\/3731560"},{"key":"ref24","doi-asserted-by":"publisher","DOI":"10.1109\/ICCV.2019.00130"},{"key":"ref25","doi-asserted-by":"publisher","DOI":"10.23919\/DATE58400.2024.10546554"},{"key":"ref26","doi-asserted-by":"publisher","DOI":"10.1145\/3583781.3590242"},{"key":"ref27","doi-asserted-by":"publisher","DOI":"10.1145\/3649329.3658248"},{"key":"ref28","article-title":"LLM for SoC security: A paradigm shift","author":"Saha","year":"2023","journal-title":"arXiv:2310.06046"},{"key":"ref29","doi-asserted-by":"publisher","DOI":"10.1145\/3649476.3660390"},{"key":"ref30","doi-asserted-by":"publisher","DOI":"10.3390\/electronics14010120"},{"key":"ref31","doi-asserted-by":"publisher","DOI":"10.1109\/ISVLSI61997.2024.00076"},{"key":"ref32","doi-asserted-by":"publisher","DOI":"10.1145\/3643681"},{"key":"ref33","doi-asserted-by":"publisher","DOI":"10.1109\/ASP-DAC58780.2024.10473904"},{"key":"ref34","doi-asserted-by":"publisher","DOI":"10.1109\/LAD62341.2024.10691788"},{"key":"ref35","article-title":"ChipNeMo: Domainadapted LLMs for chip design","author":"Liu","year":"2023","journal-title":"arXiv:2311.00176"},{"key":"ref36","doi-asserted-by":"publisher","DOI":"10.23919\/DATE64628.2025.10992873"},{"key":"ref37","article-title":"Llm4cov: Execution-aware agentic learning for high-coverage testbench generation","author":"Zhang","year":"2026","journal-title":"arXiv preprint arXiv:2602.16953"},{"key":"ref38","doi-asserted-by":"publisher","DOI":"10.23919\/DATE64628.2025.10993072"},{"key":"ref39","article-title":"NVIDIA deep learning accelerator (NVDLA)"},{"key":"ref40","doi-asserted-by":"crossref","DOI":"10.23919\/DATE69613.2026.11539092","article-title":"Lasset: An llm-assisted security asset identification framework for system-on-chip (soc) verification","author":"Hasan","year":"2026"},{"key":"ref41","article-title":"Lashed: Llms and static hardware analysis for early detection of rtl bugs","author":"Ahmad","year":"2025","journal-title":"arXiv preprint arXiv:2504.21770"},{"key":"ref42","article-title":"Sv-llm: An agentic approach for soc security verification using large language models","author":"Saha","year":"2025","journal-title":"arXiv preprint arXiv:2506.20415"},{"key":"ref43","doi-asserted-by":"publisher","DOI":"10.1109\/MLCAD58807.2023.10299874"},{"key":"ref44","doi-asserted-by":"publisher","DOI":"10.1109\/TIFS.2024.3374558"},{"key":"ref45","article-title":"Divas: An llm-based end-toend framework for soc security analysis and policy-based protection","author":"Paria","year":"2023","journal-title":"arXiv preprint arXiv:2308.06932"},{"key":"ref46","doi-asserted-by":"publisher","DOI":"10.1109\/HOST64725.2025.11050068"},{"key":"ref47","doi-asserted-by":"publisher","DOI":"10.1109\/VTS65138.2025.11022932"},{"key":"ref48","doi-asserted-by":"publisher","DOI":"10.1109\/VTS65138.2025.11022958"},{"key":"ref49","article-title":"LLM4DV: Using large language models for hardware test stimuli generation","author":"Zhang","year":"2023","journal-title":"arXiv:2310.04535"},{"key":"ref50","doi-asserted-by":"publisher","DOI":"10.1109\/ICCAD57390.2023.10323953"},{"key":"ref51","article-title":"Assertllm: Generating and evaluating hardware verification assertions from design specifications via multi-llms","author":"Fang","year":"2024","journal-title":"arXiv preprint arXiv:2402.00386"},{"key":"ref52","doi-asserted-by":"publisher","DOI":"10.1109\/TIFS.2024.3372809"},{"key":"ref53","doi-asserted-by":"publisher","DOI":"10.1109\/ITCIndia62949.2024.10651860"},{"key":"ref54","doi-asserted-by":"publisher","DOI":"10.1109\/ICLAD65226.2025.00009"},{"key":"ref55","doi-asserted-by":"crossref","DOI":"10.1109\/ATS66998.2025.00013","article-title":"Assertgen: Enhancement of 11 m -aided assertion generation through cross-layer signal bridging","volume-title":"Proceedings of the 34th IEEE Asian Test Symposium and the 9th IEEE International Test Conference in Asia (ATS\/ITC-Asia).","author":"Lyu"},{"key":"ref56","article-title":"Spec2assertion: Automatic pre-rtl assertion generation using large language models with progressive regularization","author":"Wu","year":"2025","journal-title":"arXiv preprint arXiv:2505.07995"},{"key":"ref57","article-title":"Stellar: Structure-guided 11 m assertion retrieval and generation for formal verification","author":"Rajabi","year":"2025","journal-title":"arXiv preprint arXiv:2601.19903"},{"key":"ref58","article-title":"Deepassert: An llm-aided verification framework with fine-grained assertion generation for modules with extracted module specifications","author":"Wang","year":"2025","journal-title":"arXiv preprint arXiv:2509.14668"},{"key":"ref59","doi-asserted-by":"publisher","DOI":"10.1109\/ASP-DAC66049.2026.11420373"},{"key":"ref60","article-title":"LISA: LLM informed SystemVerilog assertion generation with RAG and chain-ofthought","author":"Paul","year":"2025","journal-title":"ISVLSI"},{"key":"ref61","doi-asserted-by":"publisher","DOI":"10.23919\/DATE64628.2025.10992817"},{"key":"ref62","article-title":"Using LLMs to facilitate formal verification of RTL","author":"Orenes-Vera","year":"2023","journal-title":"arXiv:2309.09437"},{"key":"ref63","doi-asserted-by":"publisher","DOI":"10.1109\/DAC18074.2021.9586118"},{"key":"ref64","first-page":"1","article-title":"Late breaking results: Llm-assisted automated incremental proof generation for hardware verification","volume-title":"Proceedings of the 61st ACM\/IEEE Design Automation Conference","author":"Qayyum"},{"key":"ref65","article-title":"Lasa: Enhancing soc security verification with 11 m -aided property generation","author":"Ankireddy","year":"2025","journal-title":"arXiv preprint arXiv:2506.17865"},{"key":"ref66","doi-asserted-by":"publisher","DOI":"10.1109\/MLCAD62225.2024.10740198"},{"key":"ref67","doi-asserted-by":"publisher","DOI":"10.1109\/VTS65138.2025.11022949"},{"key":"ref68","doi-asserted-by":"publisher","DOI":"10.1109\/AsianHOST59942.2023.10409307"},{"key":"ref69","first-page":"391","article-title":"Self-HWDebug: Automation of LLM Self-Instructing for Hardware Security Verification","volume-title":"2024 IEEE Computer Society Annual Symposium on VLSI (ISVLSI).","author":"Akyash"},{"key":"ref70","doi-asserted-by":"publisher","DOI":"10.1145\/3676536.3676801"},{"key":"ref71","doi-asserted-by":"publisher","DOI":"10.23919\/DATE58400.2024.10546625"},{"key":"ref72","doi-asserted-by":"publisher","DOI":"10.1109\/SP46215.2023.10179420"},{"key":"ref73","first-page":"83","article-title":"Netlist whisperer: Ai and nlp fight circuit leakage!","volume-title":"Proceedings of the 2023 Workshop on Attacks and Solutions in Hardware Security","author":"Nair"},{"key":"ref74","doi-asserted-by":"publisher","DOI":"10.3390\/electronics14234745"},{"key":"ref75","doi-asserted-by":"publisher","DOI":"10.1007\/978-3-031-61486-6_11"},{"key":"ref76","article-title":"NVDLA open source hardware","year":"2018"},{"key":"ref77","article-title":"Gemmini: Berkeley spatial array generator","year":"2025"},{"key":"ref78","article-title":"OpenTitan: Open source silicon root of trust","year":"2024"},{"key":"ref79","article-title":"Hardsecbench: Benchmarking the security awareness of 11 ms for hardware code generation","author":"Chen","year":"2026","journal-title":"arXiv preprint arXiv:2601.13864"},{"key":"ref80","doi-asserted-by":"publisher","DOI":"10.1145\/3716368.3735171"},{"key":"ref81","doi-asserted-by":"publisher","DOI":"10.1109\/AsianHOST68425.2025.11370376"},{"key":"ref82","article-title":"Security Annotation for Electronic Design Integration Standard"},{"key":"ref83","doi-asserted-by":"publisher","DOI":"10.1109\/VTS.2016.7477271"},{"key":"ref84","doi-asserted-by":"publisher","DOI":"10.1109\/JPROC.2017.2714641"},{"key":"ref85","doi-asserted-by":"publisher","DOI":"10.1109\/MDAT.2017.2735383"},{"key":"ref86","doi-asserted-by":"publisher","DOI":"10.1145\/1837274.1837280"},{"key":"ref87","doi-asserted-by":"publisher","DOI":"10.18517\/ijaseit.12.4.14865"},{"key":"ref88","doi-asserted-by":"publisher","DOI":"10.1109\/ISGT.2014.6816371"},{"key":"ref89","article-title":"Information flow coverage metrics for hardware security verification","author":"Meza","year":"2023"},{"key":"ref90","doi-asserted-by":"publisher","DOI":"10.1109\/ASPDAC.2017.7858392"},{"key":"ref91","doi-asserted-by":"publisher","DOI":"10.1109\/VTS50974.2021.9441039"},{"key":"ref92","doi-asserted-by":"publisher","DOI":"10.1109\/TEST.2017.8242062"},{"key":"ref93","first-page":"1","article-title":"Asset Identification for Electronic Design IP","year":"2024"},{"key":"ref94","doi-asserted-by":"publisher","DOI":"10.1109\/DAC63849.2025.11133104"},{"key":"ref95","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2024.3387875"},{"key":"ref96","doi-asserted-by":"publisher","DOI":"10.1109\/ISQED65160.2025.11014404"},{"key":"ref97","doi-asserted-by":"publisher","DOI":"10.1109\/ATS64447.2024.10915219"},{"key":"ref98","doi-asserted-by":"publisher","DOI":"10.1109\/MDAT.2025.3637710"},{"key":"ref99","doi-asserted-by":"publisher","DOI":"10.1109\/MWSCAS57524.2023.10406065"},{"key":"ref100","doi-asserted-by":"publisher","DOI":"10.1109\/ETS61313.2024.10567471"},{"key":"ref101","article-title":"Common weakness enumeration","author":"Corporation","year":"2025"},{"key":"ref102","first-page":"1","article-title":"Don\u2019t cweat it: Toward cwe analysis techniques in early stages of hardware design","volume-title":"Proceedings of the 41st IEEE\/ACM International Conference on Computer-Aided Design.","author":"Ahmad"},{"key":"ref103","article-title":"Portable test and stimulus standard 3.0","year":"2024"},{"key":"ref104","doi-asserted-by":"publisher","DOI":"10.1145\/3240765.3240842"},{"key":"ref105","doi-asserted-by":"publisher","DOI":"10.1109\/MLCAD62225.2024.10740236"},{"key":"ref106","doi-asserted-by":"publisher","DOI":"10.1007\/978-3-540-45146-4_27"},{"key":"ref107","doi-asserted-by":"publisher","DOI":"10.1109\/JPROC.2012.2188769"},{"key":"ref108","doi-asserted-by":"publisher","DOI":"10.1109\/coins65080.2025.11125787"}],"event":{"name":"2026 IEEE 44th VLSI Test Symposium (VTS)","location":"Napa, CA, USA","start":{"date-parts":[[2026,4,27]]},"end":{"date-parts":[[2026,4,29]]}},"container-title":["2026 IEEE 44th VLSI Test Symposium (VTS)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx8\/11563061\/11563198\/11563216.pdf?arnumber=11563216","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2026,6,19]],"date-time":"2026-06-19T05:27:09Z","timestamp":1781846829000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/11563216\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2026,4,27]]},"references-count":107,"URL":"https:\/\/doi.org\/10.1109\/vts69484.2026.11563216","relation":{},"subject":[],"published":{"date-parts":[[2026,4,27]]}}}