{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,6,19]],"date-time":"2026-06-19T05:54:26Z","timestamp":1781848466224,"version":"3.54.5"},"reference-count":16,"publisher":"IEEE","license":[{"start":{"date-parts":[[2026,4,27]],"date-time":"2026-04-27T00:00:00Z","timestamp":1777248000000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2026,4,27]],"date-time":"2026-04-27T00:00:00Z","timestamp":1777248000000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"funder":[{"DOI":"10.13039\/100018696","name":"Health","doi-asserted-by":"publisher","id":[{"id":"10.13039\/100018696","id-type":"DOI","asserted-by":"publisher"}]}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2026,4,27]]},"DOI":"10.1109\/vts69484.2026.11563222","type":"proceedings-article","created":{"date-parts":[[2026,6,18]],"date-time":"2026-06-18T20:06:49Z","timestamp":1781813209000},"page":"1-3","source":"Crossref","is-referenced-by-count":0,"title":["Late Breaking Results \u2013 Compressed Bit-Level Timing-Error Predictors via Binary Neural Networks"],"prefix":"10.1109","author":[{"given":"Georgios","family":"Chatzitsompanis","sequence":"first","affiliation":[{"name":"University of Thessaly,Greece"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Nikolaos","family":"Kostakis","sequence":"additional","affiliation":[{"name":"University of Thessaly,Greece"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Georgios","family":"Karakonstantis","sequence":"additional","affiliation":[{"name":"University of Thessaly,Greece"}],"role":[{"vocabulary":"crossref","role":"author"}]}],"member":"263","reference":[{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2012.2223467"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.23919\/DATE.2018.8342175"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1145\/3295500.3356184"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1145\/3123939.3124537"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1147\/rd.62.0200"},{"key":"ref6","article-title":"Fault-Tolerant Computer System Design","author":"Pradhan","year":"1996"},{"key":"ref7","article-title":"Dual-core lockstep on Arm Cortex safetyready processors"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/TNS.2018.2852606"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/IOLTS59296.2023.10224868"},{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1145\/3240765.3240809"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/TC.2017.2783333"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/IOLTS59296.2023.10224887"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1145\/3665314.3670836"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1145\/2744769.2744805"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1145\/3020078.3021744"},{"key":"ref16","article-title":"mor1kx: An OpenRISC Processor IP Core (Marocchino configuration)"}],"event":{"name":"2026 IEEE 44th VLSI Test Symposium (VTS)","location":"Napa, CA, USA","start":{"date-parts":[[2026,4,27]]},"end":{"date-parts":[[2026,4,29]]}},"container-title":["2026 IEEE 44th VLSI Test Symposium (VTS)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx8\/11563061\/11563198\/11563222.pdf?arnumber=11563222","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2026,6,19]],"date-time":"2026-06-19T05:45:36Z","timestamp":1781847936000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/11563222\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2026,4,27]]},"references-count":16,"URL":"https:\/\/doi.org\/10.1109\/vts69484.2026.11563222","relation":{},"subject":[],"published":{"date-parts":[[2026,4,27]]}}}