{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,6,19]],"date-time":"2026-06-19T05:52:55Z","timestamp":1781848375415,"version":"3.54.5"},"reference-count":24,"publisher":"IEEE","license":[{"start":{"date-parts":[[2026,4,27]],"date-time":"2026-04-27T00:00:00Z","timestamp":1777248000000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2026,4,27]],"date-time":"2026-04-27T00:00:00Z","timestamp":1777248000000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2026,4,27]]},"DOI":"10.1109\/vts69484.2026.11563302","type":"proceedings-article","created":{"date-parts":[[2026,6,18]],"date-time":"2026-06-18T20:06:49Z","timestamp":1781813209000},"page":"1-7","source":"Crossref","is-referenced-by-count":0,"title":["Who Checks the Checker? Enhancing Component-level Architectural SEU Fault Tolerance for End-to-End SoC Protection"],"prefix":"10.1109","author":[{"given":"Michael","family":"Rogenmoser","sequence":"first","affiliation":[{"name":"ETH Zürich,Zürich,Switzerland"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Philippe","family":"Sauter","sequence":"additional","affiliation":[{"name":"ETH Zürich,Zürich,Switzerland"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Chen","family":"Wu","sequence":"additional","affiliation":[{"name":"ETH Zürich,Zürich,Switzerland"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Angelo","family":"Garofalo","sequence":"additional","affiliation":[{"name":"ETH Zürich,Zürich,Switzerland"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Luca","family":"Benini","sequence":"additional","affiliation":[{"name":"ETH Zürich,Zürich,Switzerland"}],"role":[{"vocabulary":"crossref","role":"author"}]}],"member":"263","reference":[{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1007\/978-3-319-46097-0_1"},{"key":"ref2","first-page":"1","article-title":"Radiation-Tolerant SoC and Application-Specific Processors for On-Detector Programmability and Data Processing in Future High-Energy Physics Experiments","volume-title":"2023 12th International Conference on Modern Circuits and Systems Technologies (MOCAST)","author":"Andorno"},{"key":"ref3","article-title":"Safety Implications of the use of system- on-chip (SoC) on commercial of-the-shelf (COTS) devices in airborne critical applications","volume-title":"EUROPEAN AVIATION SAFETY AGENCY, Tech. Rep. EASA_REP_RESEA_2008_1","author":"Faubladier","year":"2008"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1016\/j.microrel.2020.113601"},{"key":"ref5","article-title":"Gaisler NOEL-V SoC Applications and Ecosystem","author":"Andersson","year":"2022"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1088\/1748-0221\/18\/02\/c02032"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1088\/1748-0221\/12\/01\/c01082"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1145\/3323917"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/IECON43393.2020.9255188"},{"key":"ref10","first-page":"1","article-title":"SafeLS: An Open Source Implementation of a Lockstep NOEL-V RISC-V Core","volume-title":"2023 IEEE 29th International Symposium on On-Line Testing and Robust System Design (IOLTS)","author":"Sarraseca"},{"key":"ref11","first-page":"1","article-title":"Lockstep Vs Microarchitecture: A Comparison","volume-title":"2024 IEEE 37th International System-on-Chip Conference (SOCC)","author":"Mach"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1145\/3635161"},{"issue":"12","key":"ref13","first-page":"4816","article-title":"An Efficient Fault-Tolerant Instruction Decoder for RISC-V Based Dual-Core Soft-Processors","volume":"70","author":"Shukla","year":"2023","journal-title":"IEEE Transactions on Circuits and Systems I: Regular Papers"},{"issue":"12","key":"ref14","first-page":"2557","article-title":"Enhancing Fault Awareness and Reliability of a Fault-Tolerant RISC-V System-on-Chip","volume":"12","author":"Santos","year":"2023"},{"key":"ref15","first-page":"115173","article-title":"The TETRISC SoC-A resilient quad-core system based on the ResiliCell approach","volume":"148","author":"Ulbricht","year":"2023"},{"key":"ref16","first-page":"185","article-title":"Fault Tolerance Evaluation of Different Majority Voter Designs","volume-title":"2022 IEEE International Symposium on Circuits and Systems (ISCAS)","author":"Oliveira"},{"issue":"8","key":"ref17","doi-asserted-by":"crossref","first-page":"2783","DOI":"10.1109\/TNS.2025.3564739","article-title":"Trikarenos: Design and Experimental Characterization of a Fault-Tolerant 28-nm RISC-V-Based SoC","volume":"72","author":"Rogenmoser","year":"2025","journal-title":"IEEE Transactions on Nuclear Science"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1109\/TNS.2020.2995729"},{"key":"ref19","article-title":"Croc: An End-to-End Open-Source Extensible RISC-V MCU Platform to Democratize Silicon","author":"Sauter","year":"2025","journal-title":"RISC-V Summit Europe."},{"issue":"3","key":"ref20","doi-asserted-by":"crossref","first-page":"583","DOI":"10.1109\/TNS.2003.813129","article-title":"Basic mechanisms and modeling of single-event upset in digital microelectronics","volume":"50","author":"Dodd","year":"2003","journal-title":"IEEE Transactions on Nuclear Science"},{"key":"ref21","doi-asserted-by":"crossref","first-page":"100349","DOI":"10.1016\/j.cosrev.2020.100349","article-title":"Open-source IP cores for space: A processor-level perspective on soft errors in the RISC-V era","volume":"39","author":"Di Mascio","year":"2021","journal-title":"Computer Science Review"},{"key":"ref22","doi-asserted-by":"publisher","DOI":"10.1088\/1748-0221\/19\/02\/c02012"},{"key":"ref23","doi-asserted-by":"publisher","DOI":"10.1147\/rd.144.0395"},{"key":"ref24","doi-asserted-by":"crossref","DOI":"10.1109\/IIRW66154.2025.11481732","article-title":"relOBI: A Reliable Lowlatency Interconnect for Tightly-Coupled On-chip Communication","volume-title":"International Integrated Reliability Workshop (IIRW).","author":"Rogenmoser"}],"event":{"name":"2026 IEEE 44th VLSI Test Symposium (VTS)","location":"Napa, CA, USA","start":{"date-parts":[[2026,4,27]]},"end":{"date-parts":[[2026,4,29]]}},"container-title":["2026 IEEE 44th VLSI Test Symposium (VTS)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx8\/11563061\/11563198\/11563302.pdf?arnumber=11563302","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2026,6,19]],"date-time":"2026-06-19T05:27:12Z","timestamp":1781846832000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/11563302\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2026,4,27]]},"references-count":24,"URL":"https:\/\/doi.org\/10.1109\/vts69484.2026.11563302","relation":{},"subject":[],"published":{"date-parts":[[2026,4,27]]}}}