{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,6,19]],"date-time":"2026-06-19T05:53:18Z","timestamp":1781848398829,"version":"3.54.5"},"reference-count":25,"publisher":"IEEE","license":[{"start":{"date-parts":[[2026,4,27]],"date-time":"2026-04-27T00:00:00Z","timestamp":1777248000000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2026,4,27]],"date-time":"2026-04-27T00:00:00Z","timestamp":1777248000000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2026,4,27]]},"DOI":"10.1109\/vts69484.2026.11563364","type":"proceedings-article","created":{"date-parts":[[2026,6,18]],"date-time":"2026-06-18T20:06:49Z","timestamp":1781813209000},"page":"1-7","source":"Crossref","is-referenced-by-count":0,"title":["Defect-based Testing for SRAM Address Decoders"],"prefix":"10.1109","author":[{"given":"Ho-Jie","family":"Hsu","sequence":"first","affiliation":[{"name":"National Yang Ming Chiao Tung University,Taiwan"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Hsien-Chen","family":"Lee","sequence":"additional","affiliation":[{"name":"National Yang Ming Chiao Tung University,Taiwan"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Chun-Yu","family":"Shen","sequence":"additional","affiliation":[{"name":"National Yang Ming Chiao Tung University,Taiwan"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Po-Tsang","family":"Huang","sequence":"additional","affiliation":[{"name":"National Yang Ming Chiao Tung University,Taiwan"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Shih-Chieh","family":"Lin","sequence":"additional","affiliation":[{"name":"Realtek Semiconductor Corporation,Taiwan"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Yung-Jheng","family":"Wang","sequence":"additional","affiliation":[{"name":"Realtek Semiconductor Corporation,Taiwan"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Ying-Yen","family":"Chen","sequence":"additional","affiliation":[{"name":"Realtek Semiconductor Corporation,Taiwan"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Chien-Yuan","family":"Pao","sequence":"additional","affiliation":[{"name":"Realtek Semiconductor Corporation,Taiwan"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Hung-Yu","family":"Lee","sequence":"additional","affiliation":[{"name":"Realtek Semiconductor Corporation,Taiwan"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Mango Chia-Tso","family":"Chao","sequence":"additional","affiliation":[{"name":"National Yang Ming Chiao Tung University,Taiwan"}],"role":[{"vocabulary":"crossref","role":"author"}]}],"member":"263","reference":[{"key":"ref1","first-page":"236","article-title":"Simple and Efficient Algorithms for Functional RAM Testing","volume-title":"Proc. Int. Test Conf. (ITC)","author":"Marinescu"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/TEST.2005.1584047"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/MTDT.2002.1029769"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/VTS.2002.1011170"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/TC.1979.1675331"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/TC.1978.1675150"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/TC.1981.1675739"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1049\/ip-cds:19971147"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/ATS.2000.893615"},{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/EDTC.1997.582440"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/VTEST.1996.510868"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/ATS.2003.1250839"},{"key":"ref13","volume-title":"Testing Semiconductor Memories: Theory and Practice","author":"van de Goor","year":"1998"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/54.587738"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1109\/ATS.2001.990255"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1109\/TC.2006.203"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1109\/VTEST.2004.1299235"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1109\/VTEST.2004.1299236"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1109\/IDT.2007.4437418"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1109\/test.2011.6139151"},{"key":"ref21","doi-asserted-by":"publisher","DOI":"10.1109\/test.2012.6401533"},{"key":"ref22","doi-asserted-by":"publisher","DOI":"10.1109\/test.2018.8624906"},{"key":"ref23","doi-asserted-by":"publisher","DOI":"10.1109\/vts.2019.8758646"},{"key":"ref24","doi-asserted-by":"publisher","DOI":"10.1109\/tcad.2020.3001259"},{"key":"ref25","volume-title":"Tessent\u2122 MemoryBIST User\u2019s and Reference Manual"}],"event":{"name":"2026 IEEE 44th VLSI Test Symposium (VTS)","location":"Napa, CA, USA","start":{"date-parts":[[2026,4,27]]},"end":{"date-parts":[[2026,4,29]]}},"container-title":["2026 IEEE 44th VLSI Test Symposium (VTS)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx8\/11563061\/11563198\/11563364.pdf?arnumber=11563364","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2026,6,19]],"date-time":"2026-06-19T05:31:56Z","timestamp":1781847116000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/11563364\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2026,4,27]]},"references-count":25,"URL":"https:\/\/doi.org\/10.1109\/vts69484.2026.11563364","relation":{},"subject":[],"published":{"date-parts":[[2026,4,27]]}}}