{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,6,19]],"date-time":"2026-06-19T05:52:51Z","timestamp":1781848371390,"version":"3.54.5"},"reference-count":39,"publisher":"IEEE","license":[{"start":{"date-parts":[[2026,4,27]],"date-time":"2026-04-27T00:00:00Z","timestamp":1777248000000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2026,4,27]],"date-time":"2026-04-27T00:00:00Z","timestamp":1777248000000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2026,4,27]]},"DOI":"10.1109\/vts69484.2026.11563377","type":"proceedings-article","created":{"date-parts":[[2026,6,18]],"date-time":"2026-06-18T20:06:49Z","timestamp":1781813209000},"page":"1-5","source":"Crossref","is-referenced-by-count":0,"title":["Can Agents Secure Hardware? Evaluating Agentic LLM-Driven Obfuscation for IP Protection"],"prefix":"10.1109","author":[{"given":"Sujan","family":"Ghimire","sequence":"first","affiliation":[{"name":"University of Arizona,Department of Electrical and Computer Engineering,Tucson,AZ,USA"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Parsa","family":"Mirfasihi","sequence":"additional","affiliation":[{"name":"University of Arizona,Department of Electrical and Computer Engineering,Tucson,AZ,USA"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Muhtasim Alam","family":"Chowdhury","sequence":"additional","affiliation":[{"name":"University of Arizona,Department of Electrical and Computer Engineering,Tucson,AZ,USA"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Veeramani","family":"Pugazhenthi","sequence":"additional","affiliation":[{"name":"University of Arizona,Department of Electrical and Computer Engineering,Tucson,AZ,USA"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Harish Kumar","family":"Dharavath","sequence":"additional","affiliation":[{"name":"University of Arizona,Department of Electrical and Computer Engineering,Tucson,AZ,USA"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Farshad","family":"Firouzi","sequence":"additional","affiliation":[{"name":"Arizona State University,School of Electrical, Computer and Energy Engineering,Tempe,AZ,USA"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Rozhin","family":"Yasaei","sequence":"additional","affiliation":[{"name":"University of Arizona,College of Information Science,Tucson,AZ,USA"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Pratik","family":"Satam","sequence":"additional","affiliation":[{"name":"University of Arizona,Department of Electrical and Computer Engineering,Tucson,AZ,USA"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Soheil","family":"Salehi","sequence":"additional","affiliation":[{"name":"University of Arizona,Department of Electrical and Computer Engineering,Tucson,AZ,USA"}],"role":[{"vocabulary":"crossref","role":"author"}]}],"member":"263","reference":[{"key":"ref1","article-title":"Hardware Design and Security Needs Attention: From Survey to Path Forward","author":"Ghimire","year":"2025","journal-title":"arXiv preprint arXiv:2504.08854"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1145\/3716368.3735281"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/MLCAD58807.2023.10299874"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1145\/3643681"},{"key":"ref5","article-title":"Advanced Language Model-Driven Verilog Development: Enhancing Power, Performance, and Area Optimization in Code Synthesis","volume-title":"arXiv preprint arXiv:2312.01022","author":"Thorat","year":"2023"},{"key":"ref6","article-title":"Improving large language model hardware generating quality through post-LLM search","year":"2023","journal-title":"Machine Learning for Systems 2023"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/LAD62341.2024.10691792"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/ISVLSI61997.2024.00130"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1145\/3649329.3657353"},{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1145\/3735638"},{"key":"ref11","article-title":"SENTAUR: Security EnhaNced Trojan Assessment Using LLMs Against Undesirable Revisions","author":"Bhandari","year":"2024"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1007\/978-3-031-61486-6_11"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1145\/3737459"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/ICDMW69685.2025.00150"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1109\/ICSC50631.2021.00045"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1109\/ISQED57927.2023.10129378"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1109\/ICCD65941.2025.00089"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1109\/DCAS61159.2024.10539877"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1109\/MCSoC64144.2024.00047"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2024.3364160"},{"key":"ref21","doi-asserted-by":"publisher","DOI":"10.1109\/ACCESS.2025.3612444"},{"key":"ref22","doi-asserted-by":"publisher","DOI":"10.1109\/LATS62223.2024.10534592"},{"key":"ref23","doi-asserted-by":"publisher","DOI":"10.1007\/s11227-025-07803-9"},{"key":"ref24","article-title":"SubLock: SubCircuit Replacement based Input Dependent Key-based Logic Locking for Robust IP Protection","author":"Rathor","year":"2024","journal-title":"arXiv preprint arXiv:2406.19091"},{"key":"ref25","doi-asserted-by":"publisher","DOI":"10.1109\/DDECS57882.2023.10139590"},{"key":"ref26","doi-asserted-by":"publisher","DOI":"10.1109\/DAC63849.2025.11132623"},{"key":"ref27","doi-asserted-by":"publisher","DOI":"10.1145\/3649476.3660382"},{"key":"ref28","doi-asserted-by":"publisher","DOI":"10.1145\/3674903"},{"key":"ref29","article-title":"Flow: Modularized Agentic Workflow Automation","author":"Niu","year":"2025"},{"key":"ref30","article-title":"Self-Organizing Agent Network for LLM-based Workflow Automation","volume":"abs\/2508.13732","author":"Xiong","year":"2025","journal-title":"ArXiv"},{"key":"ref31","doi-asserted-by":"publisher","DOI":"10.14778\/3750601.3750611"},{"key":"ref32","article-title":"Formal-LLM: Integrating Formal Language and Natural Language for Controllable LLM-based Agents","author":"Li","year":"2024","journal-title":"arXiv.org"},{"key":"ref33","article-title":"Robust Planning with Compound LLM Architectures: An LLM-Modulo Approach","author":"Gundawar","year":"2024","journal-title":"arXiv preprint arXiv:2411.14484"},{"key":"ref34","doi-asserted-by":"publisher","DOI":"10.1109\/MLCAD62225.2024.10740198"},{"key":"ref35","doi-asserted-by":"publisher","DOI":"10.30420\/566438009"},{"key":"ref36","doi-asserted-by":"publisher","DOI":"10.1109\/DATE.2012.6176634"},{"key":"ref37","doi-asserted-by":"publisher","DOI":"10.1109\/LATW.2015.7102410"},{"key":"ref38","article-title":"ISCAS \u201885 benchmarks - verilog"},{"key":"ref39","doi-asserted-by":"publisher","DOI":"10.1109\/MWSCAS53549.2025.11244502"}],"event":{"name":"2026 IEEE 44th VLSI Test Symposium (VTS)","location":"Napa, CA, USA","start":{"date-parts":[[2026,4,27]]},"end":{"date-parts":[[2026,4,29]]}},"container-title":["2026 IEEE 44th VLSI Test Symposium (VTS)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx8\/11563061\/11563198\/11563377.pdf?arnumber=11563377","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2026,6,19]],"date-time":"2026-06-19T05:27:12Z","timestamp":1781846832000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/11563377\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2026,4,27]]},"references-count":39,"URL":"https:\/\/doi.org\/10.1109\/vts69484.2026.11563377","relation":{},"subject":[],"published":{"date-parts":[[2026,4,27]]}}}