{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,6,19]],"date-time":"2026-06-19T05:52:50Z","timestamp":1781848370166,"version":"3.54.5"},"reference-count":44,"publisher":"IEEE","license":[{"start":{"date-parts":[[2026,4,27]],"date-time":"2026-04-27T00:00:00Z","timestamp":1777248000000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2026,4,27]],"date-time":"2026-04-27T00:00:00Z","timestamp":1777248000000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2026,4,27]]},"DOI":"10.1109\/vts69484.2026.11563400","type":"proceedings-article","created":{"date-parts":[[2026,6,18]],"date-time":"2026-06-18T20:06:49Z","timestamp":1781813209000},"page":"1-7","source":"Crossref","is-referenced-by-count":0,"title":["Temporal Reference Scouting Logic for PVT Reliable Logic Computation-in-Memory"],"prefix":"10.1109","author":[{"given":"Shanmukha Mangadahalli","family":"Siddaramu","sequence":"first","affiliation":[{"name":"Karlsruhe Institute of Technology,Germany"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Ali","family":"Nezhadi","sequence":"additional","affiliation":[{"name":"Karlsruhe Institute of Technology,Germany"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Mahta","family":"Mayahinia","sequence":"additional","affiliation":[{"name":"Karlsruhe Institute of Technology,Germany"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Sule","family":"Ozev","sequence":"additional","affiliation":[{"name":"Arizona State University,U.S.A"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Mehdi B.","family":"Tahoori","sequence":"additional","affiliation":[{"name":"Karlsruhe Institute of Technology,Germany"}],"role":[{"vocabulary":"crossref","role":"author"}]}],"member":"263","reference":[{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.2014.6757323"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1038\/s41586-022-04992-8"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1038\/s41467-024-45670-9"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1038\/s41586-022-04992-8"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/TNANO.2016.2570248"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/ISVLSI.2017.39"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/NANOARCH47378.2019.181296"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1016\/j.microrel.2023.115167"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1063\/5.0299733"},{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2018.2848999"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/LCA.2015.2434872"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1038\/s41565-020-0655-z"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1002\/aisy.201900068"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1038\/s41928-018-0092-2"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1109\/ETS54262.2022.9810436"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1109\/OJSSCS.2025.3634970"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.3390\/electronics13244894"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1109\/VLSICircuits18222.2020.9163014"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1038\/s41598-024-59298-8"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.2018.8310393"},{"key":"ref21","doi-asserted-by":"publisher","DOI":"10.1109\/ISCAS46773.2023.10182120"},{"key":"ref22","doi-asserted-by":"publisher","DOI":"10.3390\/electronics10182306"},{"key":"ref23","doi-asserted-by":"publisher","DOI":"10.1109\/TED.2020.2976115"},{"key":"ref24","doi-asserted-by":"publisher","DOI":"10.1038\/s44287-024-00111-z"},{"key":"ref25","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2024.3447216"},{"key":"ref26","doi-asserted-by":"publisher","DOI":"10.1587\/elex.22.20250210"},{"key":"ref27","doi-asserted-by":"publisher","DOI":"10.1088\/1674-4926\/42\/8\/082401"},{"key":"ref28","doi-asserted-by":"publisher","DOI":"10.1109\/ISCAS46773.2023.10181619"},{"key":"ref29","doi-asserted-by":"publisher","DOI":"10.1109\/IRPS48204.2025.10983522"},{"key":"ref30","doi-asserted-by":"publisher","DOI":"10.1038\/nmat1256"},{"key":"ref31","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.2003.1253181"},{"key":"ref32","doi-asserted-by":"publisher","DOI":"10.1109\/ITC58126.2025.00028"},{"key":"ref33","doi-asserted-by":"publisher","DOI":"10.1145\/2024716.2024718"},{"key":"ref34","article-title":"The gem5 simulator: Version 20.0+","volume":"abs\/2007.03152","author":"Lowe-Power","year":"2020","journal-title":"CoRR"},{"key":"ref35","doi-asserted-by":"publisher","DOI":"10.1109\/lca.2015.2402435"},{"key":"ref36","first-page":"469","article-title":"Mcpat: An integrated power, area, and timing modeling framework for multicore and manycore architectures","volume-title":"2009 42nd Annual IEEE\/ACM International Symposium on Microarchitecture (MICRO)","author":"Li"},{"key":"ref37","doi-asserted-by":"publisher","DOI":"10.1007\/978-0-387-87431-9_9"},{"key":"ref38","doi-asserted-by":"publisher","DOI":"10.1006\/jmbi.1990.9999"},{"key":"ref39","doi-asserted-by":"publisher","DOI":"10.1201\/9781420089448"},{"key":"ref40","doi-asserted-by":"publisher","DOI":"10.1145\/280811.281026"},{"key":"ref41","doi-asserted-by":"publisher","DOI":"10.1093\/bioinformatics\/btu856"},{"key":"ref42","doi-asserted-by":"publisher","DOI":"10.1145\/2463676.2465322"},{"key":"ref43","article-title":"Spitt: A magnetic tunnel junction spice compact model for stt-mram","volume-title":"Proceedings of the MOS-AK Workshop of the Design, Automation & Test in Europe (DATE)","author":"Bernard-Granger"},{"key":"ref44","article-title":"Emd4e001gas2 1gb non-volatile st-ddr4 spin-transfer torque mram datasheet","year":"2022","journal-title":"Technical datasheet"}],"event":{"name":"2026 IEEE 44th VLSI Test Symposium (VTS)","location":"Napa, CA, USA","start":{"date-parts":[[2026,4,27]]},"end":{"date-parts":[[2026,4,29]]}},"container-title":["2026 IEEE 44th VLSI Test Symposium (VTS)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx8\/11563061\/11563198\/11563400.pdf?arnumber=11563400","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2026,6,19]],"date-time":"2026-06-19T05:27:24Z","timestamp":1781846844000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/11563400\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2026,4,27]]},"references-count":44,"URL":"https:\/\/doi.org\/10.1109\/vts69484.2026.11563400","relation":{},"subject":[],"published":{"date-parts":[[2026,4,27]]}}}