{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,10,23]],"date-time":"2024-10-23T01:43:24Z","timestamp":1729647804480,"version":"3.28.0"},"reference-count":13,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2017,10]]},"DOI":"10.1109\/wcsp.2017.8170938","type":"proceedings-article","created":{"date-parts":[[2017,12,11]],"date-time":"2017-12-11T17:37:39Z","timestamp":1513013859000},"page":"1-5","source":"Crossref","is-referenced-by-count":0,"title":["Protograph QC-LDPC codes design for multi-level cell flash memories"],"prefix":"10.1109","author":[{"given":"Lingjun","family":"Kong","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Jun","family":"Li","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Pingping","family":"Chen","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Shunwai","family":"Zhang","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/TMAG.2013.2248351"},{"key":"ref11","article-title":"On the use of strong BCH codes for improving multilevel NAND flash memory storage capacity","author":"sun","year":"2006","journal-title":"Proc IEEE Workshop on Signal Processing Systems (SiPS) Design and Implementation"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/JSAC.2009.090806"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/TIT.2006.887082"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2011.2160747"},{"key":"ref3","first-page":"521","article-title":"Error patterns in MLC NAND flash memory: measurement, characterization, and analysis","author":"cai","year":"2012","journal-title":"Proceedings of Design Automation and Test in Europe Conference and Exhibition (DATE)"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2010.2071990"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2013.2265314"},{"key":"ref8","first-page":"6","article-title":"Optimized degree distributions for binary and non-binary LDPC codes in Flash memory","author":"vakilinia","year":"2014","journal-title":"Proc IEEE Int Symp Inform Theory and its Applications (ISITA)"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/JSAC.2014.140508"},{"key":"ref2","doi-asserted-by":"crossref","first-page":"2312","DOI":"10.1109\/JSAC.2016.2603660","article-title":"On the capacity of the beta-binomial channel model for multi-level cell flash memories","volume":"34","author":"veeresh","year":"2016","journal-title":"IEEE J Sel Areas Commun"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1145\/1669112.1669118"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/JSAC.2016.2603719"}],"event":{"name":"2017 9th International Conference on Wireless Communications and Signal Processing (WCSP)","start":{"date-parts":[[2017,10,11]]},"location":"Nanjing","end":{"date-parts":[[2017,10,13]]}},"container-title":["2017 9th International Conference on Wireless Communications and Signal Processing (WCSP)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/8123608\/8170872\/08170938.pdf?arnumber=8170938","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2019,10,7]],"date-time":"2019-10-07T17:31:02Z","timestamp":1570469462000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/8170938\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2017,10]]},"references-count":13,"URL":"https:\/\/doi.org\/10.1109\/wcsp.2017.8170938","relation":{},"subject":[],"published":{"date-parts":[[2017,10]]}}}