{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,10,30]],"date-time":"2024-10-30T16:09:53Z","timestamp":1730304593808,"version":"3.28.0"},"reference-count":14,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2017,10]]},"DOI":"10.1109\/wcsp.2017.8171129","type":"proceedings-article","created":{"date-parts":[[2017,12,11]],"date-time":"2017-12-11T22:37:39Z","timestamp":1513031859000},"page":"1-7","source":"Crossref","is-referenced-by-count":0,"title":["A compilation method for zero overhead loop in DSPs with VLIW"],"prefix":"10.1109","author":[{"given":"Rui","family":"Chang","sequence":"first","affiliation":[]},{"given":"Jun","family":"Wu","sequence":"additional","affiliation":[]},{"given":"Haoqi","family":"Ren","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/CGO.2004.1281665"},{"key":"ref11","article-title":"DSPstone - A DSP-oriented Benchmarking Methodology","author":"zivojnovic","year":"1994","journal-title":"International Conference on Signal Processing Applications and Technology (ICSPAT)"},{"journal-title":"Hardware Loop Buffering","year":"2003","author":"dipasquale","key":"ref12"},{"journal-title":"High Performance Compilers for Parallel Computing","year":"1996","author":"wolfe","key":"ref13"},{"journal-title":"VCS of Synopsys","year":"0","key":"ref14"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1145\/513829.513847"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/TC.2007.70790"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1002\/spe.642"},{"key":"ref5","first-page":"1408","article-title":"Loop and Address Code Optimization for Digital Signal Processors","volume":"e85 a","author":"lee","year":"2002","journal-title":"IEICE Trans Fundamentals of Electronics Comm and Computer Science"},{"journal-title":"A VLIW DSP for communication applications","year":"2015","author":"ren","key":"ref8"},{"key":"ref7","first-page":"124","article-title":"Modulo scheduling for a fullydistributed clustered VLIW architecture","author":"shchez","year":"2000","journal-title":"Proc 33rd Int'l Symp Microarchitecture"},{"journal-title":"Compilers Principles Techniques and Tools","year":"1986","author":"aho","key":"ref2"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/79.826411"},{"journal-title":"Computer Architecture A Quantitative Approach","year":"2002","author":"hennessy","key":"ref9"}],"event":{"name":"2017 9th International Conference on Wireless Communications and Signal Processing (WCSP)","start":{"date-parts":[[2017,10,11]]},"location":"Nanjing","end":{"date-parts":[[2017,10,13]]}},"container-title":["2017 9th International Conference on Wireless Communications and Signal Processing (WCSP)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/8123608\/8170872\/08171129.pdf?arnumber=8171129","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2018,1,15]],"date-time":"2018-01-15T22:47:10Z","timestamp":1516056430000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/8171129\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2017,10]]},"references-count":14,"URL":"https:\/\/doi.org\/10.1109\/wcsp.2017.8171129","relation":{},"subject":[],"published":{"date-parts":[[2017,10]]}}}