{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,10,30]],"date-time":"2024-10-30T16:14:01Z","timestamp":1730304841410,"version":"3.28.0"},"reference-count":8,"publisher":"IEEE","license":[{"start":{"date-parts":[[2020,10,21]],"date-time":"2020-10-21T00:00:00Z","timestamp":1603238400000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"},{"start":{"date-parts":[[2020,10,21]],"date-time":"2020-10-21T00:00:00Z","timestamp":1603238400000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2020,10,21]],"date-time":"2020-10-21T00:00:00Z","timestamp":1603238400000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2020,10,21]]},"DOI":"10.1109\/wcsp49889.2020.9299712","type":"proceedings-article","created":{"date-parts":[[2020,12,28]],"date-time":"2020-12-28T20:48:47Z","timestamp":1609188527000},"page":"349-352","source":"Crossref","is-referenced-by-count":6,"title":["A low jitter 50Gb\/s PAM4 CDR of Receiver in 40nm CMOS Technology"],"prefix":"10.1109","author":[{"given":"Mengshuai","family":"Wang","sequence":"first","affiliation":[]},{"given":"Yingmei","family":"Chen","sequence":"additional","affiliation":[]},{"given":"Jinlei","family":"Yuan","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1364\/OFC.2018.Tu2C.4"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/ASICON.2017.8252531"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/ASSCC.2017.8240223"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2014.2374176"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2015.2433269"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2018.2881278"},{"key":"ref2","first-page":"68","article-title":"A 40 Gb\/s PAM4 SerDes Receiver in 65nm CMOS Technology","volume":"2","author":"maxwell","year":"1892","journal-title":"A Treatise on Electricity and Magnetism"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2006.870898"}],"event":{"name":"2020 International Conference on Wireless Communications and Signal Processing (WCSP)","start":{"date-parts":[[2020,10,21]]},"location":"Nanjing, China","end":{"date-parts":[[2020,10,23]]}},"container-title":["2020 International Conference on Wireless Communications and Signal Processing (WCSP)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/9299574\/9299668\/09299712.pdf?arnumber=9299712","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2022,6,30]],"date-time":"2022-06-30T15:16:24Z","timestamp":1656602184000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/9299712\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2020,10,21]]},"references-count":8,"URL":"https:\/\/doi.org\/10.1109\/wcsp49889.2020.9299712","relation":{},"subject":[],"published":{"date-parts":[[2020,10,21]]}}}