{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,9,5]],"date-time":"2024-09-05T11:19:01Z","timestamp":1725535141299},"reference-count":11,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2010,7]]},"DOI":"10.1109\/wises.2010.5548433","type":"proceedings-article","created":{"date-parts":[[2010,8,19]],"date-time":"2010-08-19T14:47:40Z","timestamp":1282229260000},"page":"6-11","source":"Crossref","is-referenced-by-count":6,"title":["Algorithm acceleration on LEON-2 processor using a reconfigurable bit manipulation unit"],"prefix":"10.1109","author":[{"given":"G.C.","family":"Cardarilli","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"L.","family":"Di Nunzio","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"R.","family":"Fazzolari","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"M.","family":"Re","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2003.821545"},{"key":"ref3","first-page":"172","article-title":"A high-performance microarchitecture with hardware programmable functional units","author":"razdan","year":"1994","journal-title":"Proc of MICRO-27"},{"year":"0","key":"ref10","article-title":"Aeroftex Gaisler"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1145\/581630.581642"},{"journal-title":"The Leon-2 processor User's manual XST edition ver 1 0 30","article-title":"Gaisler Research","year":"2005","key":"ref11"},{"article-title":"MediaBench: a tool for evaluating and synthesizing multimedia and communications systems","year":"1997","author":"lee","key":"ref5"},{"key":"ref8","article-title":"Fast Bit Gather, Bit Scatter and Bit Permutation Instructions for Commodity Microprocessors Springer Science + Business Media","author":"hilewitz","year":"2008","journal-title":"LLC Manufactured in The United States"},{"key":"ref7","article-title":"Dynamically Reconfigurable Processor World Conference on Educational Multimedia","author":"enzler","year":"2001","journal-title":"Hypermedia and Telecommunications ED-MEDIA"},{"key":"ref2","article-title":"High Performance Reconfigurable blocks for real-time reconfigurable unit (A DAPTO)","author":"cardarilli","year":"2008","journal-title":"ReCoSoC"},{"key":"ref9","article-title":"Bit Permutation Instructions for Accelerating Software Cryptography","author":"shi","year":"2000","journal-title":"Department of Electrical Engineering Princeton University"},{"key":"ref1","article-title":"ADAPTO:full-adder based reconfigurable architecture for bit level operations 2008","author":"cardarilli","year":"0","journal-title":"IEEE International Symposium on Circuits and Systems"}],"event":{"name":"2010 8th Workshop on Intelligent Solutions in Embedded Systems (WISES)","start":{"date-parts":[[2010,7,8]]},"location":"Heraklion, Greece","end":{"date-parts":[[2010,7,9]]}},"container-title":["2010 8th Workshop on Intelligent Solutions in Embedded Systems"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/5540513\/5548420\/05548433.pdf?arnumber=5548433","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,3,19]],"date-time":"2017-03-19T05:10:46Z","timestamp":1489900246000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/5548433\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2010,7]]},"references-count":11,"URL":"https:\/\/doi.org\/10.1109\/wises.2010.5548433","relation":{},"subject":[],"published":{"date-parts":[[2010,7]]}}}