{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,10,30]],"date-time":"2024-10-30T16:32:06Z","timestamp":1730305926475,"version":"3.28.0"},"reference-count":18,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2017,6]]},"DOI":"10.1109\/wises.2017.7986927","type":"proceedings-article","created":{"date-parts":[[2017,7,24]],"date-time":"2017-07-24T16:34:26Z","timestamp":1500914066000},"page":"23-28","source":"Crossref","is-referenced-by-count":3,"title":["Hybrid instruction set simulation for fast and accurate memory access profiling"],"prefix":"10.1109","author":[{"given":"Manuel","family":"Strobel","sequence":"first","affiliation":[]},{"given":"Martin","family":"Radetzki","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2004.836734"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/DATE.2012.6176500"},{"key":"ref12","article-title":"Memory access reconstruction based on memory allocation mechanism for source-level simulation of embedded software","author":"lu","year":"2013","journal-title":"Proc of Asia and South Pacific Design Automation Conference"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/ASPDAC.2009.4796537"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/DELTA.2006.63"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1109\/ASPDAC.2009.4796580"},{"journal-title":"ARMv6-M Architecture Reference Manual","year":"2017","key":"ref16"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1109\/CGO.2004.1281665"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1109\/WWC.2001.990739"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1145\/183018.183032"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/EDTC.1997.582323"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/RSP.2009.11"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1002\/spe.4380210807"},{"key":"ref8","article-title":"A technique to exploit memory locality for fast instruction set simulation","volume":"2","author":"qin","year":"2005","journal-title":"Proc 6th Int Conf ASIC"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1145\/307418.307509"},{"key":"ref2","article-title":"Low power memory allocation and mapping for area-constrained systems-on-chips","volume":"2017","author":"strobel","year":"2016","journal-title":"EURASIP Journal on Embedded Systems"},{"key":"ref1","article-title":"An application-specific memory partitioning method for low power","author":"mai","year":"2007","journal-title":"Proc of International Conference on ASIC"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1145\/776024.776026"}],"event":{"name":"2017 13th Workshop on Intelligent Solutions in Embedded Systems (WISES)","start":{"date-parts":[[2017,6,12]]},"location":"Hamburg, Germany","end":{"date-parts":[[2017,6,13]]}},"container-title":["2017 13th Workshop on Intelligent Solutions in Embedded Systems (WISES)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/7983298\/7986920\/07986927.pdf?arnumber=7986927","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,8,16]],"date-time":"2017-08-16T11:36:23Z","timestamp":1502883383000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/7986927\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2017,6]]},"references-count":18,"URL":"https:\/\/doi.org\/10.1109\/wises.2017.7986927","relation":{},"subject":[],"published":{"date-parts":[[2017,6]]}}}