{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,10,22]],"date-time":"2024-10-22T21:54:21Z","timestamp":1729634061187,"version":"3.28.0"},"reference-count":18,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2011,12]]},"DOI":"10.1109\/wsc.2011.6147997","type":"proceedings-article","created":{"date-parts":[[2012,2,9]],"date-time":"2012-02-09T22:20:26Z","timestamp":1328826026000},"page":"2948-2959","source":"Crossref","is-referenced-by-count":0,"title":["Investigating the memory characteristics of a massively parallel Time Warp kernel"],"prefix":"10.1109","author":[{"given":"Akintayo","family":"Holder","sequence":"first","affiliation":[]},{"given":"Christopher D.","family":"Carothers","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"ref10","article-title":"Analysis of Time Warp on a 32,768 processor IBM Blue Gene\/L Supercomputer","author":"holder","year":"2008","journal-title":"Proceedings of the 20th European Modeling and Simulation Symposium"},{"journal-title":"INTELEC 2009","article-title":"Intel Xeon Processor 5500 Series, Datasheet, Volume 1","year":"0","key":"ref11"},{"journal-title":"Intel 2009b","article-title":"The New Intel Xeon Processor 5500 Series Catapults Processor Performance, Scalability, and Efficiency Huge Win for the Storage Industry","year":"0","key":"ref12"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1145\/3916.3988"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1007\/978-3-540-45209-6_18"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1145\/1242531.1242543"},{"key":"ref16","article-title":"Reversible Parallel Discrete Event Formulation of a TLM-based Radio Signal Propagation Model","volume":"22","author":"seal","year":"2012","journal-title":"ACM Transactions on Modeling and Computer Simulation"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1145\/1375527.1375554"},{"article-title":"Going Superlinear","year":"2008","author":"sutter","key":"ref18"},{"key":"ref4","doi-asserted-by":"crossref","first-page":"201","DOI":"10.1109\/CAHPC.2005.23","article-title":"Data cache prefetching design space exploration for Blue Gene\/L supercomputer","author":"brunheroto","year":"2005","journal-title":"Proceedings of the 17th International Symposium on Computer Architecture on High Performance Computing"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1177\/109434200001400303"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1145\/324898.325340"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/WSC.2010.5679119"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/SC.2004.8"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/WSC.2005.1574269"},{"article-title":"The effects of microprocessor architecture on speedup in distributed memory supercomputers","year":"2004","author":"beane","key":"ref2"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/PADS.2009.21"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/DMCC.1990.556383"}],"event":{"name":"2011 Winter Simulation Conference - (WSC 2011)","start":{"date-parts":[[2011,12,11]]},"location":"Phoenix, AZ, USA","end":{"date-parts":[[2011,12,14]]}},"container-title":["Proceedings of the 2011 Winter Simulation Conference (WSC)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/6135535\/6147014\/06147997.pdf?arnumber=6147997","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2019,6,23]],"date-time":"2019-06-23T12:04:46Z","timestamp":1561291486000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/6147997\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2011,12]]},"references-count":18,"URL":"https:\/\/doi.org\/10.1109\/wsc.2011.6147997","relation":{},"subject":[],"published":{"date-parts":[[2011,12]]}}}