{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,6,5]],"date-time":"2026-06-05T15:40:13Z","timestamp":1780674013230,"version":"3.54.1"},"reference-count":25,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"4","license":[{"start":{"date-parts":[[2009,7,1]],"date-time":"2009-07-01T00:00:00Z","timestamp":1246406400000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"},{"start":{"date-parts":[[2009,7,1]],"date-time":"2009-07-01T00:00:00Z","timestamp":1246406400000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2009,7,1]],"date-time":"2009-07-01T00:00:00Z","timestamp":1246406400000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Des. Test. Comput."],"published-print":{"date-parts":[[2009,7]]},"DOI":"10.1109\/mdt.2009.69","type":"journal-article","created":{"date-parts":[[2009,8,25]],"date-time":"2009-08-25T15:35:55Z","timestamp":1251214555000},"page":"8-17","source":"Crossref","is-referenced-by-count":271,"title":["An Introduction to High-Level Synthesis"],"prefix":"10.1109","volume":"26","author":[{"given":"Philippe","family":"Coussy","sequence":"first","affiliation":[{"name":"Université de Bretagne-Sud, Lab-STICC"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Daniel D.","family":"Gajski","sequence":"additional","affiliation":[{"name":"University of California"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Michael","family":"Meredith","sequence":"additional","affiliation":[{"name":"Forte Design Systems"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Andres","family":"Takach","sequence":"additional","affiliation":[{"name":"Mentor Graphics"}],"role":[{"vocabulary":"crossref","role":"author"}]}],"member":"263","reference":[{"key":"ref10","year":"2008","journal-title":"High-Level Synthesis from Algorithm to Digital Circuit"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1007\/978-1-4757-2117-1"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1007\/978-1-4615-3636-9"},{"key":"ref13","year":"1991","journal-title":"A Survey of High-Level Synthesis Systems"},{"key":"ref14","author":"gupta","year":"2004","journal-title":"Spark A Parallelizing Approach to the High-Level Synthesis of Digital Circuits"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1145\/318013.318093"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1109\/71.127258"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1109\/54.41671"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1145\/1084834.1084845"},{"key":"ref19","doi-asserted-by":"crossref","first-page":"171","DOI":"10.1007\/978-1-4020-8588-8_10","author":"auge","year":"2008","journal-title":"High-Level Synthesis from Algorithm to Digital Circuit"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1007\/978-1-4615-5059-4"},{"key":"ref3","author":"knapp","year":"1996","journal-title":"Behavioral Synthesis Digital System Design Using the Synopsys Behavioral Compiler"},{"key":"ref6","author":"chang","year":"1999","journal-title":"Surviving the SOC Revolution a Guide to Platform-Based Design"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/MC.2003.1193227"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1007\/978-1-4615-4515-6"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1007\/978-1-4757-2887-3"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/43.898825"},{"key":"ref9","author":"bailey","year":"2007","journal-title":"ESL Design and Verification A Prescription for Electronic System Level Methodology"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/MDT.2003.1246165"},{"key":"ref20","doi-asserted-by":"crossref","DOI":"10.1561\/9781933019857","author":"chen","year":"2006","journal-title":"FPGA Design Automation A Survey"},{"key":"ref22","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2004.842820"},{"key":"ref21","author":"geurts","year":"1996","journal-title":"Accelerator Data-Path Synthesis for High-Throughput Signal Processing Applications"},{"key":"ref24","doi-asserted-by":"publisher","DOI":"10.1109\/DATE.2007.364633"},{"key":"ref23","doi-asserted-by":"publisher","DOI":"10.1145\/1176254.1176321"},{"key":"ref25","doi-asserted-by":"publisher","DOI":"10.1109\/ICCAD.2006.320018"}],"container-title":["IEEE Design & Test of Computers"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/54\/5209950\/05209958.pdf?arnumber=5209958","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,8,23]],"date-time":"2025-08-23T00:59:10Z","timestamp":1755910750000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/5209958\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2009,7]]},"references-count":25,"journal-issue":{"issue":"4"},"URL":"https:\/\/doi.org\/10.1109\/mdt.2009.69","relation":{},"ISSN":["0740-7475","1558-1918"],"issn-type":[{"value":"0740-7475","type":"print"},{"value":"1558-1918","type":"electronic"}],"subject":[],"published":{"date-parts":[[2009,7]]}}}