{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,10,25]],"date-time":"2025-10-25T19:09:41Z","timestamp":1761419381627,"version":"3.37.3"},"reference-count":19,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","license":[{"start":{"date-parts":[[2020,1,1]],"date-time":"2020-01-01T00:00:00Z","timestamp":1577836800000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/creativecommons.org\/licenses\/by\/4.0\/legalcode"}],"funder":[{"name":"AEI\/FEDER, UE, and by FCT\/MCTES through national funds and when applicable co-funded EU funds","award":["TEC2016-75151-C3-3-R","TEC2017-83524-R","UIDB\/EEA\/50008\/2020"],"award-info":[{"award-number":["TEC2016-75151-C3-3-R","TEC2017-83524-R","UIDB\/EEA\/50008\/2020"]}]}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Access"],"published-print":{"date-parts":[[2020]]},"DOI":"10.1109\/access.2020.2980211","type":"journal-article","created":{"date-parts":[[2020,3,11]],"date-time":"2020-03-11T21:29:12Z","timestamp":1583962152000},"page":"51601-51609","source":"Crossref","is-referenced-by-count":7,"title":["Ready-to-Fabricate RF Circuit Synthesis Using a Layout- and Variability-Aware Optimization-Based Methodology"],"prefix":"10.1109","volume":"8","author":[{"ORCID":"https:\/\/orcid.org\/0000-0002-5638-7377","authenticated-orcid":false,"given":"Fabio","family":"Passos","sequence":"first","affiliation":[]},{"ORCID":"https:\/\/orcid.org\/0000-0001-6260-6495","authenticated-orcid":false,"given":"Elisenda","family":"Roca","sequence":"additional","affiliation":[]},{"ORCID":"https:\/\/orcid.org\/0000-0002-8251-1415","authenticated-orcid":false,"given":"Ricardo","family":"Martins","sequence":"additional","affiliation":[]},{"ORCID":"https:\/\/orcid.org\/0000-0002-9625-6435","authenticated-orcid":false,"given":"Nuno","family":"Lourenco","sequence":"additional","affiliation":[]},{"ORCID":"https:\/\/orcid.org\/0000-0002-0610-6207","authenticated-orcid":false,"given":"Saiyd","family":"Ahyoune","sequence":"additional","affiliation":[]},{"ORCID":"https:\/\/orcid.org\/0000-0001-9545-5347","authenticated-orcid":false,"given":"Javier","family":"Sieiro","sequence":"additional","affiliation":[]},{"ORCID":"https:\/\/orcid.org\/0000-0002-6247-3124","authenticated-orcid":false,"given":"Rafael","family":"Castro-Lopez","sequence":"additional","affiliation":[]},{"ORCID":"https:\/\/orcid.org\/0000-0002-1687-1447","authenticated-orcid":false,"given":"Nuno","family":"Horta","sequence":"additional","affiliation":[]},{"ORCID":"https:\/\/orcid.org\/0000-0001-8682-2280","authenticated-orcid":false,"given":"Francisco V.","family":"Fernandez","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1016\/j.asoc.2017.07.036"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/MCAS.2011.2181095"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/SMACD.2018.8434887"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/4235.996017"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/4.760384"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1109\/82.818888"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1109\/4.841506"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.1999.759322"},{"key":"ref18","doi-asserted-by":"crossref","first-page":"33","DOI":"10.1109\/LMWC.2004.840974","article-title":"Theoretical analysis of low phase noise design of CMOS VCO","volume":"15","author":"kao","year":"2005","journal-title":"IEEE Microw Wireless Compon Lett"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1109\/TMTT.2010.2097715"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2018.2890528"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2018.2872410"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/TSM.2013.2291112"},{"key":"ref5","doi-asserted-by":"crossref","first-page":"623","DOI":"10.1109\/TCAD.2009.2013996","article-title":"Regular analog\/RF integrated circuits design using optimization with recourse including ellipsoidal uncertainty","volume":"28","author":"xu","year":"2009","journal-title":"IEEE Trans Comput -Aided Design Integr Circuits Syst"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2018.2834394"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2002.802267"},{"journal-title":"Automated design of analog and high-frequency circuits A computational intelligence approach","year":"2014","author":"liu","key":"ref2"},{"key":"ref1","doi-asserted-by":"crossref","first-page":"535","DOI":"10.1109\/TCSI.2004.842427","article-title":"Elitist nondominated sorting genetic algorithm based RF IC optimizer","volume":"52","author":"chu","year":"2005","journal-title":"IEEE Trans Circuits Syst I Reg Papers"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/DDECS.2016.7482437"}],"container-title":["IEEE Access"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/6287639\/8948470\/09032117.pdf?arnumber=9032117","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2021,12,17]],"date-time":"2021-12-17T19:52:16Z","timestamp":1639770736000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/9032117\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2020]]},"references-count":19,"URL":"https:\/\/doi.org\/10.1109\/access.2020.2980211","relation":{},"ISSN":["2169-3536"],"issn-type":[{"type":"electronic","value":"2169-3536"}],"subject":[],"published":{"date-parts":[[2020]]}}}